

# PATENT ABSTRACTS OF JAPAN

(11)Publication number :

2000-150303

(43)Date of publication of application : 30.05.2000

(51)Int. CI.

H01G 4/40

H01F 27/00

H01F 41/04

(21)Application number : 10-324695

(71)Applicant : MATSUSHITA ELECTRIC IND CO LTD

(22)Date of filing : 16.11.1998


(72)Inventor : TABUCHI TOSHIHIDE  
MIZUNO MASAYUKI  
HAYAMA MASAOKI  
HASHIMOTO AKIRA  
MIURA KAZUHIRO  
YAMADA TERUMITSU

(54) MANUFACTURE OF SOLID-STATE COMPOSITE PART

(57)Abstract:

PROBLEM TO BE SOLVED: To realize a manufacturing method of a small-sized solid-state composite part excellent in dimensional precision and reliability.

SOLUTION: A first unbaked ceramic substrate and a second unbaked ceramic substrate are baked, and a first ceramic substrate 1 and a second ceramic substrate 4 are formed. An inductor electrode 2 as an inductor conductor pattern layer is formed on the first substrate 1. A ferrite layer 3 as a magnetic paste layer is formed on the electrode 2, and an inductor layer is formed. A capacitor layer composed of a capacitor lower electrode 5, a capacitor upper electrode 7 and a dielectric layer 6 is formed as a capacitor conductor pattern layer on the second substrate 4. An adhesive glass layer 8 as a glass paste layer is spread on at least one out of the first and second ceramic substrates. The substrates are laminated and a laminate is formed. A baked body is formed by baking the laminate, and outer electrodes are formed on the baked body.



## LEGAL STATUS

[Date of request for examination]

09.11.1999

[Date of sending the examiner's  
decision of rejection]

30.07.2002

[Kind of final disposal of application  
other than the examiner's decision of  
rejection or application converted  
registration]

[Date of final disposal for  
application]

[Patent number]

BEST AVAILABLE COPY

[Date of registration]

[Number of appeal against examiner's  
decision of rejection]

[Date of requesting appeal against  
examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998, 2003 Japan Patent Office

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**CLAIMS**

---

**[Claim(s)]**

[Claim 1] While forming an inductor conductor pattern layer on the whole surface of the 1st ceramic substrate The 1st process which forms a magnetic paste layer on said inductor conductor pattern layer, and forms the 1st substrate with an inductor layer, The 2nd process which forms the capacitor conductor pattern layer which intervened the dielectric layer on the whole surface of the 2nd ceramic substrate, and forms the 2nd substrate with a capacitor layer, While forming a glass paste layer at least in one side by the side of the whole surface of said 1st substrate, or the whole surface of said 2nd substrate The 3rd process which said the 1st substrate and said 2nd substrate are made to rival mutually through said glass paste layer, and forms tension coalesce, It has the 4th process which calcinates said tension coalesce and forms a baking object, and the 5th process which forms an external electrode in said baking object. The manufacture approach of solid-state composite part of having established the process which calcinates the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate, and forms the 1st ceramic substrate and 2nd ceramic substrate before said 1st process.

[Claim 2] The process which the inductor conductor pattern layer of the 1st process fills up with a conductive paste the pattern slot established in the front face of the intaglio which consists of a flexible resin substrate, and is dried, The process made to rival, heating and pressurizing said intaglio and whole surface of the 1st ceramic substrate, The manufacture approach of solid-state composite part according to claim 1 of having the process which exfoliates said intaglio from said 1st ceramic substrate, and imprints said conductive paste on said 1st ceramic substrate, and the process which calcinates said 1st ceramic substrate.

[Claim 3] The manufacture approach of solid-state composite part according to claim 1 of having established the process which forms the interlayer of a glass paste layer between the 2nd ceramic substrate and a capacitor layer in the 2nd process.

[Claim 4] The manufacture approach of the solid-state composite part according to claim 3 which made the quality of the material of a glass paste layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound.

[Claim 5] The manufacture approach of solid-state composite part according to claim 1 of having established the process which carries out a debinder in the 3rd process after forming a glass paste layer.

[Claim 6] The manufacture approach of solid-state composite part according to claim 1 of having established the process which forms baking \*\*\*\*\* before the 4th process so that the process which forms a silver electrode in said through tube while forming two or more through tubes in the 2nd ceramic substrate might be established, a baking object might be divided after the 4th process at the piece of an individual and said silver electrode might express on a side face, and having established the process formed in an external electrode with said silver electrode in the 5th process.

[Claim 7] The manufacture approach of solid-state composite part according to claim 1 of having established the process which divides a baking object into the piece of an individual, and forms baking \*\*\*\*\* after the 4th process.

[Claim 8] The manufacture approach of solid-state composite part according to claim 1 of having established the process which carries out grinding of either [ at least ] the 1st ceramic substrate or the 2nd ceramic substrate, and makes thin one [ at least ] substrate thickness of the 1st ceramic substrate or the 2nd ceramic substrate after the 4th process.

[Claim 9] The 1st ceramic substrate and 2nd ceramic substrate are the manufacture approach of the solid-state composite part according to claim 1 which made the coefficient of thermal expansion equivalent mutually.

[Claim 10] The manufacture approach of the solid-state composite part according to claim 9 which made the quality of the material of the 1st ceramic substrate the quality of the material with a ferrite, and made the quality of the material of the 2nd ceramic substrate the quality of the material with forsterite.

[Claim 11] The manufacture approach of the solid-state composite part according to claim 1 which made area of a

[http://www4.ipdl.ncipi.go.jp/cgi-bin/tran\\_web\\_cgi\\_ejje?u=http%3A%2F%2Fwww4.ipdl.ncipi.go.jp%2FTok...](http://www4.ipdl.ncipi.go.jp/cgi-bin/tran_web_cgi_ejje?u=http%3A%2F%2Fwww4.ipdl.ncipi.go.jp%2FTok...) 4/1/200:

capacitor conductor pattern layer larger than the area of a dielectric layer.

[Claim 12] The manufacture approach of the solid-state composite part according to claim 1 which made the quality of the material of a capacitor conductor pattern layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound.

[Claim 13] The manufacture approach of solid-state composite part according to claim 1 of having established the process which forms a two or more layers inductor conductor pattern layer.

[Claim 14] an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section -- having -- said -- spiral -- a conductor -- said line of the section -- the manufacture approach of solid-state composite part according to claim 1 that the conductor exceeded 0.3 for the conductor thickness ratio to a conductor width.

[Claim 15] an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- the manufacture approach of solid-state composite part according to claim 1 of having established the process which forms a non-magnetic material on \*\*\*\*\*.

[Claim 16] an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- while forming a non-magnetic material on \*\*\*\*\* -- said -- spiral -- a conductor -- the manufacture approach of solid-state composite part according to claim 1 of having established the process which forms a slot in the 1st ceramic substrate on \*\*\*\*\*, and forms said non-magnetic material also in said slot.

[Claim 17] an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- the manufacture approach of solid-state composite part according to claim 1 of having established the process which forms the section.

[Claim 18] an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- while forming the section -- the shape of said ring -- a conductor -- the manufacture approach of solid-state composite part according to claim 1 of having established the process which forms the section into a magnetic paste layer.

[Claim 19] the shape of a ring -- a conductor -- the manufacture approach of solid-state composite part according to claim 17 of having established the process which carries out ground connection of the section.

[Claim 20] spiral -- a conductor -- the shape of the section and a ring -- a conductor -- the manufacture approach of solid-state composite part according to claim 17 of having established the process which forms the section on the same flat surface at coincidence.

---

[Translation done.]



**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DETAILED DESCRIPTION**

---

**[Detailed Description of the Invention]****[0001]**

**[Field of the Invention]** This invention relates to the manufacture approach of the solid-state composite part of the chip mold which the inductor, the capacitor, etc. compounded.

**[0002]**

**[Description of the Prior Art]** In recent years, small and lightweight-ization are progressing, Semi-conductor LSI, a chip, etc. have the demand of a miniaturization also with a high frequency-related magnetic device in this, the demand of a miniaturization of the capacitor which used the dielectric of a thick film increases, and the approach of making a dielectric and an inductor unification and making them small into one device, etc. has been developed.

**[0003]** the capacitor formation approach of having attained the miniaturization -- JP,2-54647,B -- setting -- a nonmagnetic insulator layer and the electrode for capacitors -- a conductor -- crosswise lamination -- carrying out -- the nonmagnetic insulator layer of the still more nearly same quality of the material on it, and the object for coils -- crosswise lamination of the conductor is carried out and the method of really calcinating these, compound-izing an inductor and a capacitor, and attaining a miniaturization is introduced. Moreover, as the manufacture approach of simpler solid-state composite part, a magnetic-substance sheet and a dielectric sheet are calcinated and the method of carrying out lamination unification by the interlayer is introduced as indicated by JP,57-193019,A.

**[0004]**

**[Problem(s) to be Solved by the Invention]** By the above-mentioned conventional approach, in order to really calcinate an inductor and a capacitor, a magnetic-substance sheet and a dielectric sheet need to use low-temperature-sintering material, and it is hard to aim at improvement in a property. Moreover, from the difference in the coefficient of thermal expansion of a magnetic-substance sheet and a dielectric sheet, contraction differed at the time of baking and it had the trouble of being hard to aim at improvement in dimensional accuracy.

**[0005]** This invention solves the above-mentioned trouble and it aims at offering the manufacture approach of solid-state composite part of having aimed at improvement in a property, and improvement in dimensional accuracy.

**[0006]**

**[Means for Solving the Problem]** In order to solve the above-mentioned trouble, while this invention forms an inductor conductor pattern layer on the whole surface of the 1st ceramic substrate The 1st process which forms a magnetic paste layer on said inductor conductor pattern layer, and forms the 1st substrate with an inductor layer, The capacitor conductor pattern layer which intervened the dielectric layer on the whole surface of the 2nd ceramic substrate is formed. While forming a glass paste layer at least in one side by the side of the 2nd process which forms the 2nd substrate with a capacitor layer, the whole surface of said 1st substrate, or the whole surface of said 2nd substrate The 3rd process which said the 1st substrate and said 2nd substrate are made to rival mutually through said glass paste layer, and forms tension coalesce, Calcinate said tension coalesce, and have the 4th process which forms a baking object, and the 5th process which forms an external electrode in said baking object, and the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated before said 1st process. It is the manufacture approach which established the process which forms the 1st ceramic substrate and 2nd ceramic substrate.

**[0007]** By the above-mentioned manufacture approach, since an inductor layer and a capacitor layer are formed on a ceramic substrate, improvement in a property can be aimed at.

**[0008]** Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.

[0009]

[Embodiment of the Invention] While invention of this invention according to claim 1 forms an inductor conductor pattern layer on the whole surface of the 1st ceramic substrate The 1st process which forms a magnetic paste layer on said inductor conductor pattern layer, and forms the 1st substrate with an inductor layer, The capacitor conductor pattern layer which intervened the dielectric layer on the whole surface of the 2nd ceramic substrate is formed. While forming a glass paste layer at least in one side by the side of the 2nd process which forms the 2nd substrate with a capacitor layer, the whole surface of said 1st substrate, or the whole surface of said 2nd substrate The 3rd process which said the 1st substrate and said 2nd substrate are made to rival mutually through said glass paste layer, and forms tension coalesce, Calcinate said tension coalesce, and have the 4th process which forms a baking object, and the 5th process which forms an external electrode in said baking object, and the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated before said 1st process. It is the manufacture approach which established the process which forms the 1st ceramic substrate and 2nd ceramic substrate.

[0010] By the above-mentioned manufacture approach, since an inductor layer and a capacitor layer are formed on a ceramic substrate, improvement in a property can be aimed at.

[0011] Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.

[0012] Invention of this invention according to claim 2 is set to invention according to claim 1. The 1st process The process which an inductor conductor pattern layer fills up with a conductive paste the pattern slot established in the front face of the intaglio which consists of a flexible resin substrate, and is dried, The process made to rival, heating and pressurizing said intaglio and whole surface of the 1st ceramic substrate, It is the manufacture approach which had and formed the process which exfoliates said intaglio from said 1st ceramic substrate, and imprints said conductive paste on said 1st ceramic substrate, and the process which calcinates said 1st ceramic substrate.

[0013] By the above-mentioned manufacture approach, the inductor conductor pattern layer with thick thickness with a sufficient pattern configuration which is FAIN wiring can be formed.

[0014] Invention of this invention according to claim 3 is the manufacture approach which established the process which forms the interlayer of a glass paste layer between the 2nd ceramic substrate and a capacitor layer in the 2nd process of invention according to claim 1.

[0015] By the above-mentioned manufacture approach, since the middle class of a glass paste layer is formed between the 2nd ceramic substrate and a capacitor layer, the effect from the 2nd substrate to a capacitor layer can be controlled.

[0016] Invention of this invention according to claim 4 is the manufacture approach which made the quality of the material of a glass paste layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound in invention according to claim 3.

[0017] By the above-mentioned manufacture approach, the effect from the 2nd ceramic substrate to a capacitor layer can be controlled.

[0018] In invention according to claim 1, in the 3rd process, invention of this invention according to claim 5 is the manufacture approach of solid-state composite part according to claim 1 of having established the process which carries out a debinder, after forming a glass paste layer.

[0019] By the above-mentioned manufacture approach, since the process which carries out a debinder is established after forming a glass paste layer, a void cannot occur but dependability can be raised.

[0020] In invention according to claim 1, while invention of this invention according to claim 6 forms two or more through tubes before the 4th process at the 2nd ceramic substrate It is the manufacture approach which established the process which forms a silver electrode in said through tube, established the process which forms baking \*\*\*\*\* and established the process formed with said silver electrode at an external electrode in the 5th process after the 4th process so that a baking object might be divided into the piece of an individual and said silver electrode might express on a side face.

[0021] By the above-mentioned manufacture approach, since the gas which occurs from the middle class of a glass paste layer at the time of baking of tension coalesce since a through tube is formed in the 2nd ceramic substrate escapes from a through tube, a fine void cannot be generated, either but dependability can be raised very much.

[0022] Invention of this invention according to claim 7 is the manufacture approach which established the process which divides a baking object into the piece of an individual, and forms baking \*\*\*\*\* after the 4th process in invention according to claim 1.



[0023] By the above-mentioned manufacture approach, mass production method can be made efficient. Invention of this invention according to claim 8 is the manufacture approach which established the process which carries out grinding of either [ at least ] the 1st ceramic substrate or the 2nd ceramic substrate, and makes thin one [ at least ] substrate thickness of the 1st ceramic substrate or the 2nd ceramic substrate after the 4th process in invention according to claim 1.

[0024] Thin shape-ization can be attained by the above-mentioned manufacture approach. Invention of this invention according to claim 9 is the manufacture approach by which the 1st ceramic substrate and 2nd ceramic substrate made the coefficient of thermal expansion equivalent mutually in invention according to claim 1.

[0025] By the above-mentioned manufacture approach, since the coefficient of thermal expansion of the 1st ceramic substrate and the 2nd ceramic substrate is mutually made equivalent and the expansion coefficient of the 1st and 2nd ceramic substrate at the time of baking of tension coalesce becomes equal, distortion etc. cannot arise but dimensional accuracy can be raised.

[0026] Invention of this invention according to claim 10 is the manufacture approach which made the quality of the material of the 1st ceramic substrate the quality of the material with a ferrite, and made the quality of the material of the 2nd ceramic substrate the quality of the material with forsterite in invention according to claim 9.

[0027] The good engine performance can be obtained by the above-mentioned manufacture approach. Invention of this invention according to claim 11 is the manufacture approach which made area of a capacitor conductor pattern layer larger than the area of a dielectric layer in invention according to claim 1.

[0028] By the above-mentioned manufacture approach, the effect from the interlayer of the 2nd ceramic substrate to a capacitor layer and a glass paste layer can be controlled.

[0029] Invention of this invention according to claim 12 is the manufacture approach which made the quality of the material of a capacitor conductor pattern layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound in invention according to claim 1.

[0030] By the above-mentioned manufacture approach, the effect of the dielectric on a capacitor conductor pattern layer can be controlled.

[0031] Invention of this invention according to claim 13 is the manufacture approach with the process which forms a two or more layers inductor conductor pattern layer in invention according to claim 1.

[0032] A good inductor layer can be formed by the above-mentioned manufacture approach. invention of this invention according to claim 14 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section -- having -- said -- spiral -- a conductor -- said line of the section -- a conductor is the manufacture approach which exceeded 0.3 for the conductor thickness ratio to a conductor width.

[0033] spiral by the above-mentioned manufacture approach -- a conductor -- since the thickness of the section becomes thick, the inductor engine performance can be made good.

[0034] invention of this invention according to claim 15 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- it is the manufacture approach which established the process which forms a non-magnetic material on \*\*\*\*\*.

[0035] The inductor engine performance can be made into high performance by the above-mentioned manufacture approach. invention of this invention according to claim 16 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- while forming a non-magnetic material on \*\*\*\*\* -- said -- spiral -- a conductor -- it is the manufacture approach which established the process which forms a slot in the 1st ceramic substrate on \*\*\*\*\* , and forms said non-magnetic material also in said slot.

[0036] The inductor engine performance can be made into high performance by the above-mentioned manufacture approach. invention of this invention according to claim 17 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- it is the manufacture approach which established the process which forms the section.

[0037] spiral by the above-mentioned manufacture approach -- a conductor -- an opposing magnetic field carries out a generating operation at the inductance by the section, frequency characteristics are prolonged, and the magnitude of attenuation good also in a RF field can be obtained.

[0038] invention of this invention according to claim 18 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- while forming the section -- the shape

of said ring -- a conductor -- it is the manufacture approach which established the process which forms the section into a magnetic paste layer.

[0039] the above-mentioned manufacture approach -- the shape of a ring -- a conductor -- much more spiral, since the section is formed into a magnetic paste layer -- a conductor -- an opposing magnetic field carries out a generating operation at the inductance by the section, frequency characteristics are prolonged, and the magnitude of attenuation good also in a RF field can be obtained.

[0040] invention of this invention according to claim 19 -- invention according to claim 17 -- setting -- the shape of a ring -- a conductor -- it is the manufacture approach which established the process which carries out ground connection of the section.

[0041] By the above-mentioned manufacture approach, the good magnitude of attenuation can be obtained in a RF field. invention of this invention according to claim 20 is spiral in invention according to claim 17 -- a conductor -- the shape of the section and a ring -- a conductor -- it is the manufacture approach which established the process which forms the section on the same flat surface at coincidence.

[0042] A production process can be simplified by the above-mentioned manufacture approach.

(Gestalt 1 of operation) Below, the manufacture approach of the solid-state composite part in the gestalt of 1 operation of this invention is explained, referring to a drawing.

[0043] In drawing 1, when structural drawing of solid-state composite part is shown, the sectional view of the 1st ceramic substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The sectional view of the 2nd ceramic substrate is shown in (c). The sectional view at the time of making the 1st and 2nd ceramic substrate rival is shown in (d). The divided ceramic substrate sectional view is shown in (e).

[0044] The 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated, and the 1st ceramic substrate 1 and 2nd ceramic substrate 4 are formed. On this 1st ceramic substrate 1, as an inductor conductor pattern layer, the inductor electrode 2 is formed, the ferrite layer 3 is formed as a magnetic paste layer on it, and an inductor layer is prepared. On the 2nd ceramic substrate 4, as a capacitor conductor pattern layer Prepare the capacitor layer which consists of the capacitor lower electrode 5, a capacitor up electrode 7, and a dielectric layer 6, and the adhesion glass layer 8 is applied at least to one side of the 1st and 2nd ceramic substrate 1 and 4 as a glass paste layer. Lamination and tension coalesce are formed mutually, this tension coalesce is calcinated, a baking object is formed, and the external electrode is formed in this baking object.

[0045] moreover, the inductor electrode 2 -- a line -- the conductor was made spiral -- spiral -- a conductor -- it forms by the section.

[0046] The manufacture approach is explained below. On the ceramic substrate 1, the pattern of the inductor electrode 2 was formed by the intaglio imprint using the silver paste, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 2 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 2 was set to 0.4. On said inductor electrode 2, the ferrite paste performed the pattern of the ferrite layer 3, and it formed by screen-stencil, and the substrate which performed pattern formation was calcinated in 930 degrees C and 2 hours, and the ferrite layer 3 was formed. Next, the pattern of the capacitor lower electrode 5 is formed by screen-stencil with Ag paste which added the glass frit which consists of a hoe lead silicate on the 2nd ceramic substrate 4 with the almost same coefficient of thermal expansion as the 1st ceramic substrate 1, the pattern of a dielectric layer 6 is screen-stenciled on the capacitor lower electrode 5 using a dielectric paste, and the pattern of the capacitor up electrode 7 is formed by screen-stencil with Ag paste used for the lower electrode on a dielectric layer 6. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 5 and the capacitor up electrode 7 was formed by the pattern which does not become smaller than a dielectric layer 6, and thickness could be 15 micrometers. Next, the pattern of the adhesion glass layer 8 was formed in the field which the inductor electrode 2 on said 1st ceramic substrate 1 formed by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And the adhesion glass layer 8 is pinched, lamination is performed for the 1st ceramic substrate 1 and the 2nd ceramic substrate 4, a substrate is calcinated by the peak temperature of 600 degrees C, and 10-minute maintenance, and the 1st ceramic substrate 1 and the 2nd ceramic substrate 4 are pasted up. In addition, the 2nd ceramic substrate 4 has turned the capacitor forming face to the glass layer side. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face, a property is good by using the 1st and 2nd ceramic substrate 1 and 4, and since these ceramic substrates 1 and 4 have doubled the coefficient of thermal expansion, moreover, dimensional accuracy becomes good what has a short production process. Moreover, the engine performance of an inductor can be performed with a good thing because the ratio of the thickness to the line breadth of the inductor electrode 2 thickened thickness exceeding 0.3. moreover, the capacitor which puts the dielectric layer 6 of the 2nd ceramic substrate 4 -- the effect of a substrate, a glass layer, and the dielectric layer 6 on the electrode itself can be controlled by having added the glass frit which sets a conductor to 10 micrometers or more



at least, forms the thickness after baking in the size which does not become smaller than the pattern size of a dielectric layer 6, and consists of a HOU lead silicate. Moreover, in order to carry out the debinder of the adhesion glass layer 8 for pasting up said the 1st ceramic substrate 1 and said 2nd ceramic substrate 4 before adhesion, a void is hard to generate it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0047] (Gestalt 2 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0048] When structural drawing of solid-state composite part is shown in drawing 2, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The ring-like electrode top view on the ferrite layer when making it the piece of an individual is shown in (c). The sectional view of a forsterite substrate is shown in (d). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (e). The divided substrate sectional view is shown in (f). The inductor electrode 12 is first formed on the ferrite substrate 11, the ferrite layer 13 is formed on it, and the ring-like electrode 14 is formed on it. The capacitor which consists of the glass layer 16, the capacitor lower electrode 17, a dielectric layer 18, and a capacitor up electrode 19 is formed on the forsterite substrate 15, it pastes up on both sides of the adhesion glass layer 20, and the ferrite substrate 11 and the forsterite substrate 15 are cut to the piece of an individual after that.

[0049] The manufacture approach is explained below. On the ferrite substrate 11, the pattern of the inductor electrode 12 was formed by the intaglio imprint using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 12 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 12 was set to 0.8. Said inductor electrode 12 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 13 is formed by screen-stencil, it calcinates in 950 degrees C and 3 hours, and the ferrite layer 13 is formed. On said ferrite layer 13, the pattern of the ring-like electrode 14 was formed by screen-stencil using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the ring-like electrode 14 was formed. Next, on the forsterite substrate 15 with the almost same coefficient of thermal expansion as said ferrite substrate 11, the pattern of the glass layer 16 is formed by screen-stencil using the glass paste which consists of hoe silicic acid titanium, it calcinates by the peak temperature of 900 degrees C, and 10-minute keeping, and the glass layer 16 is formed. And the pattern of the capacitor lower electrode 17 is formed by screen-stencil on the glass layer 16 with the silver and the palladium paste which added the glass frit which consists of hoe aluminum silicate, and the pattern of the capacitor up electrode 19 is formed by screen-stencil on the capacitor lower electrode 17 using a dielectric paste with the silver and the palladium paste which formed by screen-stencil and used the pattern of a dielectric layer 18 for the lower electrode on the dielectric layer 18. This substrate is calcinated by the peak temperature of 850 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 17 and the capacitor up electrode 19 was formed by the pattern which does not become smaller than a dielectric layer 18, and thickness could be 20 micrometers. Next, the pattern of the adhesion glass layer 20 was formed in the field which the inductor electrode 12 on the ferrite substrate 11 formed, and the field in which the capacitor of the forsterite substrate 15 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 20, lamination is performed for the ferrite substrate 11 and the forsterite substrate 15, a substrate is calcinated by the peak temperature of 700 degrees C, and 10-minute maintenance, and the ferrite substrate 11 and the forsterite substrate 15 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (\*\*\*\*\*) in a side face, and since substrates 11 and 15 have doubled the coefficient of thermal expansion, dimensional accuracy will become good. Moreover, even if it forms two or more inductor electrodes 14 into one component, the engine performance of an inductor can be made good, because the ratio of the thickness to the line breadth of the inductor electrode 12 thickened thickness exceeding 0.3, formed the non-magnetic material between patterns and formed the ring-like electrode 14 on the inductor electrode 12. moreover, the capacitor which forms the glass layer 16 which consists of hoe silicic acid titanium, and puts a dielectric layer 18 between the bottom of a capacitor -- the effect of a substrate, a glass layer, and the dielectric layer 18 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 18, and consists a conductor of HOU aluminum silicate in it. Moreover, in order to carry out the debinder of the glass layer 16 for pasting up said ferrite substrate 11 and said forsterite substrate 15 before adhesion, a void is hard to generate it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0050] (Gestalt 3 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0051] When structural drawing of solid-state composite part is shown in drawing 3, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece

of an individual is shown in (b). The top view of the forsterite substrate in which the through tube was formed is shown in (c). The sectional view of a forsterite substrate is shown in (d). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (e). The divided substrate sectional view is shown in (f). First, the nonmagnetic glass layer 22 and the inductor electrode 23 are formed on the ferrite substrate 21, and the ferrite layer 24 is formed on these. After forming a through tube 26 in the forsterite substrate 25, the capacitor which consists of the capacitor lower electrode 27, a dielectric layer 28, and a capacitor up electrode 29 is formed on said forsterite substrate 25, it pastes up on both sides of the adhesion glass layer 30, and the ferrite substrate 21 and the forsterite substrate 25 are cut to the piece of an individual.

[0052] The manufacture approach is explained below. Formation is used on the ferrite substrate 21, a glass paste is used for this slot for a slot, the pattern of the nonmagnetic glass layer 22 is formed by screen-stencil, it calcinates in the peak temperature of 900 degrees C, and 10 minutes, and the glass layer 22 is formed. And by intaglio imprint, the pattern of the inductor electrode 23 was formed using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 23 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 23 was set to 1.5. Said inductor electrode 23 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 24 is formed by screen-stencil, it calcinates in 950 degrees C and 3 hours, and the ferrite layer 24 is formed. Next, on the forsterite substrate 25 with the almost same coefficient of thermal expansion as said ferrite substrate 21 in which the through tube 26 was formed The pattern of the capacitor lower electrode 27 is formed by screen-stencil with the silver and the platinum paste which added the glass frit which consists of a hoe calcium silicate. The pattern of a dielectric layer 28 is formed by screen-stencil on the capacitor lower electrode 27 using a dielectric paste, and the pattern of the capacitor up electrode 29 is formed by screen-stencil with the silver and the platinum paste used with the capacitor lower electrode 27 on the dielectric layer 28. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 27 and the capacitor up electrode 29 was formed by the pattern which does not become smaller than a dielectric layer 28, and thickness could be 13 micrometers. Next, the pattern of the adhesion glass layer 30 was formed in the field in which the inductor electrode 23 on the ferrite substrate 21 was formed, and the field in which the capacitor of the forsterite substrate 25 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 30, lamination is performed for the ferrite substrate 21 and the forsterite substrate 25, a substrate is calcinated by the peak temperature of 680 degrees C, and 10-minute maintenance, and the ferrite substrate 1 and the forsterite substrate 25 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face, and since the ferrite substrate 21 and the forsterite substrate 25 have doubled the coefficient of thermal expansion, dimensional accuracy will become good. Moreover, the ratio of the thickness to the line breadth of the inductor electrode 23 thickens thickness exceeding 0.3, and by having formed in the slot between patterns the glass layer which is a non-magnetic material, even if it forms two or more inductor electrodes 23 into one component, the engine performance of an inductor can be made good. moreover, the capacitor which puts a dielectric layer 28 -- the effect of a substrate, a glass layer, and the dielectric layer 28 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 28, and consists a conductor of a HOU calcium silicate in it. Moreover, the adhesion glass layer 30 for pasting up said ferrite substrate 21 and said forsterite substrate 25 is having formed the through tube 26 in the forsterite substrate 25 beforehand, since the occurring gas falls out to a through tube 26 at the time of baking of a glue line, does not generate a fine void, either but can acquire higher dependability. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0053] (Gestalt 4 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0054] When structural drawing of solid-state composite part is shown in drawing 4, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The sectional view of a forsterite substrate is shown in (c). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (d). The divided substrate sectional view is shown in (e). First, the inductor electrode 32, the ring-like electrode 33, and the nonmagnetic glass layer 34 are formed on the ferrite substrate 31, and the ferrite layer 35 is formed on these. The glass layer 37 is formed on the forsterite substrate 36, the capacitor which consists of the capacitor lower electrode 38, a dielectric layer 39, and a capacitor up electrode 40 is formed on said glass layer 37, it pastes up on both sides of the adhesion glass layer 41, and the ferrite substrate 31 and the forsterite substrate 36 are cut to the piece of an individual.

[0055] The manufacture approach is explained below. The pattern of the inductor electrode 32 and the ring-like electrode 33 was formed by intaglio imprint on the ferrite substrate 31 using the silver paste, the substrate which performed pattern formation was calcinated by the peak temperature of 900 degrees C, and 10-minute maintenance,



and the inductor electrode 32 and the ring-like electrode 33 were formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 32 was set to 1.5. Moreover, said ring-like electrode 33 is connected by beer (not shown). On the substrate in which said electrode was formed, a glass paste is used, the pattern of the nonmagnetic glass layer 34 is formed by screen-stencil, it calcinates in the peak temperature of 900 degrees C, and 10 minutes, and the glass layer 34 is formed. Said inductor electrode 32 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 35 is formed by screen-stencil, it calcinates in 970 degrees C and 3 hours, and the ferrite layer 35 is formed. Next, on the forsterite substrate 36 with the almost same coefficient of thermal expansion as said ferrite substrate 31, the paste of boro-silicated glass is used, the pattern of the glass layer 37 is formed by screen-stencil, it calcinates by the peak temperature of 900 degrees C, and 10-minute keeping, and the glass layer 37 is formed. And the pattern of the capacitor lower electrode 38 is formed by screen-stencil on the glass layer 37 with the silver and the platinum paste which added the glass frit which consists of hoe silicic acid titanium, the pattern of a dielectric layer 39 is formed by screen-stencil on the capacitor lower electrode 38 using a dielectric paste, and the pattern of the capacitor up electrode 40 is formed by screen-stencil with the silver and the platinum paste used with the capacitor lower electrode 38 on the dielectric layer 39. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 38 and the capacitor up electrode 40 was formed by the pattern which does not become smaller than a dielectric layer 39, and thickness could be 13 micrometers. Next, the pattern of the adhesion glass layer 41 was formed in the field in which the inductor electrode 32 on the ferrite substrate 31 was formed, and the field in which the capacitor of the forsterite substrate 36 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 41, lamination is performed for the ferrite substrate 31 and the forsterite substrate 36, a substrate is calcinated by the peak temperature of 730 degrees C, and 10-minute maintenance, and the ferrite substrate 31 and the forsterite substrate 36 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face.

[0056] In addition, since substrates 31 and 36 have doubled the coefficient of thermal expansion, dimensional accuracy will become good. Moreover, by the ratio of the thickness to the line breadth of the inductor electrode 32 having thickened thickness exceeding 0.3, having formed the glass layer which is a non-magnetic material between patterns, and having formed the ring-like electrode 33 around inductor electrode 32, even if it forms two or more inductor electrodes 32 into one component, the engine performance of an inductor can be made good. moreover, the capacitor which forms the boro-silicated glass layer 37 in the bottom of a capacitor, and puts a dielectric layer 39 -- the effect of a substrate, a glass layer, and the dielectric layer 39 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 39, and consists a conductor of hoe silicic acid titanium in it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0057] In addition, although the example of the gestalt of four operations explained in the above explanation, in a wiring substrate which needs electrode wiring which makes a coefficient of thermal expansion almost the same, it can carry out similarly. Furthermore, although a spiral conductor pattern is the thing of a monolayer and is performed with the above-mentioned operation gestalt, even if it forms in two or more layers, the same solid-state composite part is obtained. Moreover, a spiral conductor pattern can be similarly carried out, if it is the wiring electrode pattern of a configuration of that it can be used as an inductor electrode.

[0058] Moreover, even if it carries out grinding at least of one side and makes substrate thickness thin after joining the 1st and 2nd ceramic substrate by the glue line, the same solid-state composite part is obtained. a capacitor -- although it is four kinds of things and being explained to the glass frit used for a conductor, if it becomes, it will be the thing which is the glass frit which consists of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, hoe silicic acid titanium, mixture, or a compound and from which the same effectiveness is acquired. Moreover, although the glass layers formed in the bottom of a capacitor are two kinds of things and are explained, the same effectiveness will be acquired if it is the glass frit which consists of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, hoe silicic acid titanium, mixture, or a compound.

[0059]

[Effect of the Invention] Since an inductor layer and a capacitor layer are formed on a ceramic substrate as mentioned above according to this invention, improvement in a property can be aimed at.

[0060] Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.



[0061] Consequently, the manufacture approach of solid-state composite part of having aimed at improvement in a property and improvement in dimensional accuracy can be offered.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

TECHNICAL FIELD

---

[Field of the Invention] This invention relates to the manufacture approach of the solid-state composite part of the chip mold which the inductor, the capacitor, etc. compounded.

---

[Translation done.]

## \* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

PRIOR ART

---

[Description of the Prior Art] In recent years, small and lightweight-ization are progressing, Semi-conductor LSI, a chip, etc. have the demand of a miniaturization also with a high frequency-related magnetic device in this, the demand of a miniaturization of the capacitor which used the dielectric of a thick film increases, and the approach of making a dielectric and an inductor unification and making them small into one device, etc. has been developed.

[0003] the capacitor formation approach of having attained the miniaturization -- JP,2-54647,B -- setting -- a nonmagnetic insulator layer and the electrode for capacitors -- a conductor -- crosswise lamination -- carrying out -- the nonmagnetic insulator layer of the still more nearly same quality of the material on it, and the object for coils -- crosswise lamination of the conductor is carried out and the method of really calcinating these, compound-izing an inductor and a capacitor, and attaining a miniaturization is introduced. Moreover, as the manufacture approach of simpler solid-state composite part, a magnetic-substance sheet and a dielectric sheet are calcinated and the method of carrying out lamination unification by the interlayer is introduced as indicated by JP,57-193019,A.

---

[Translation done.]



**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**EFFECT OF THE INVENTION**

---

[Effect of the Invention] Since an inductor layer and a capacitor layer are formed on a ceramic substrate as mentioned above according to this invention, improvement in a property can be aimed at.

[0060] Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.

[0061] Consequently, the manufacture approach of solid-state composite part of having aimed at improvement in a property and improvement in dimensional accuracy can be offered.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**TECHNICAL PROBLEM**

---

[Problem(s) to be Solved by the Invention] By the above-mentioned conventional approach, in order to really calcinate an inductor and a capacitor, a magnetic-substance sheet and a dielectric sheet need to use low-temperature-sintering material, and it is hard to aim at improvement in a property. Moreover, from the difference in the coefficient of thermal expansion of a magnetic-substance sheet and a dielectric sheet, contraction differed at the time of baking and it had the trouble of being hard to aim at improvement in dimensional accuracy.

[0005] This invention solves the above-mentioned trouble and it aims at offering the manufacture approach of solid-state composite part of having aimed at improvement in a property, and improvement in dimensional accuracy.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**MEANS**

---

[Means for Solving the Problem] In order to solve the above-mentioned trouble, while this invention forms an inductor conductor pattern layer on the whole surface of the 1st ceramic substrate The 1st process which forms a magnetic paste layer on said inductor conductor pattern layer, and forms the 1st substrate with an inductor layer, The capacitor conductor pattern layer which intervened the dielectric layer on the whole surface of the 2nd ceramic substrate is formed. While forming a glass paste layer at least in one side by the side of the 2nd process which forms the 2nd substrate with a capacitor layer, the whole surface of said 1st substrate, or the whole surface of said 2nd substrate The 3rd process which said the 1st substrate and said 2nd substrate are made to rival mutually through said glass paste layer, and forms tension coalesce, Calcinate said tension coalesce, and have the 4th process which forms a baking object, and the 5th process which forms an external electrode in said baking object, and the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated before said 1st process. It is the manufacture approach which established the process which forms the 1st ceramic substrate and 2nd ceramic substrate.

[0007] By the above-mentioned manufacture approach, since an inductor layer and a capacitor layer are formed on a ceramic substrate, improvement in a property can be aimed at.

[0008] Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.

[0009]

[Embodiment of the Invention] While invention of this invention according to claim 1 forms an inductor conductor pattern layer on the whole surface of the 1st ceramic substrate The 1st process which forms a magnetic paste layer on said inductor conductor pattern layer, and forms the 1st substrate with an inductor layer, The capacitor conductor pattern layer which intervened the dielectric layer on the whole surface of the 2nd ceramic substrate is formed. While forming a glass paste layer at least in one side by the side of the 2nd process which forms the 2nd substrate with a capacitor layer, the whole surface of said 1st substrate, or the whole surface of said 2nd substrate The 3rd process which said the 1st substrate and said 2nd substrate are made to rival mutually through said glass paste layer, and forms tension coalesce, Calcinate said tension coalesce, and have the 4th process which forms a baking object, and the 5th process which forms an external electrode in said baking object, and the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated before said 1st process. It is the manufacture approach which established the process which forms the 1st ceramic substrate and 2nd ceramic substrate.

[0010] By the above-mentioned manufacture approach, since an inductor layer and a capacitor layer are formed on a ceramic substrate, improvement in a property can be aimed at.

[0011] Furthermore, since the 1st ceramic substrate and 2nd ceramic substrate calcinate and form the 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate which are a non-calcinated ceramic substrate, in case they calcinate tension coalesce and form a baking object, on the whole, the 1st ceramic substrate and 2nd ceramic substrate do not carry out the heat shrink of them. Thereby, while the inductor layer and capacitor layer which were formed on the 1st and 2nd ceramic substrate cannot contract and can raise dimensional accuracy to compensate for contraction of the 1st and 2nd ceramic substrate, in a back process etc., they do not need to adjust a dimension and can also simplify a production process.

[0012] Invention of this invention according to claim 2 is set to invention according to claim 1. The 1st process The process which an inductor conductor pattern layer fills up with a conductive paste the pattern slot established in the front face of the intaglio which consists of a flexible resin substrate, and is dried, The process made to rival, heating and pressurizing said intaglio and whole surface of the 1st ceramic substrate, It is the manufacture approach which



had and formed the process which exfoliates said intaglio from said 1st ceramic substrate, and imprints said conductive paste on said 1st ceramic substrate, and the process which calcinates said 1st ceramic substrate.

[0013] By the above-mentioned manufacture approach, the inductor conductor pattern layer with thick thickness with a sufficient pattern configuration which is FAIN wiring can be formed.

[0014] Invention of this invention according to claim 3 is the manufacture approach which established the process which forms the interlayer of a glass paste layer between the 2nd ceramic substrate and a capacitor layer in the 2nd process of invention according to claim 1.

[0015] By the above-mentioned manufacture approach, since the middle class of a glass paste layer is formed between the 2nd ceramic substrate and a capacitor layer, the effect from the 2nd substrate to a capacitor layer can be controlled.

[0016] Invention of this invention according to claim 4 is the manufacture approach which made the quality of the material of a glass paste layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound in invention according to claim 3.

[0017] By the above-mentioned manufacture approach, the effect from the 2nd ceramic substrate to a capacitor layer can be controlled.

[0018] In invention according to claim 1, in the 3rd process, invention of this invention according to claim 5 is the manufacture approach of solid-state composite part according to claim 1 of having established the process which carries out a debinder, after forming a glass paste layer.

[0019] By the above-mentioned manufacture approach, since the process which carries out a debinder is established after forming a glass paste layer, a void cannot occur but dependability can be raised.

[0020] In invention according to claim 1, while invention of this invention according to claim 6 forms two or more through tubes before the 4th process at the 2nd ceramic substrate It is the manufacture approach which established the process which forms a silver electrode in said through tube, established the process which forms baking \*\*\*\*\* and established the process formed with said silver electrode at an external electrode in the 5th process after the 4th process so that a baking object might be divided into the piece of an individual and said silver electrode might express on a side face.

[0021] By the above-mentioned manufacture approach, since the gas which occurs from the middle class of a glass paste layer at the time of baking of tension coalesce since a through tube is formed in the 2nd ceramic substrate escapes from a through tube, a fine void cannot be generated, either but dependability can be raised very much.

[0022] Invention of this invention according to claim 7 is the manufacture approach which established the process which divides a baking object into the piece of an individual, and forms baking \*\*\*\*\* after the 4th process in invention according to claim 1.

[0023] By the above-mentioned manufacture approach, mass production method can be made efficient. Invention of this invention according to claim 8 is the manufacture approach which established the process which carries out grinding of either [ at least ] the 1st ceramic substrate or the 2nd ceramic substrate, and makes thin one [ at least ] substrate thickness of the 1st ceramic substrate or the 2nd ceramic substrate after the 4th process in invention according to claim 1.

[0024] Thin shape-ization can be attained by the above-mentioned manufacture approach. Invention of this invention according to claim 9 is the manufacture approach by which the 1st ceramic substrate and 2nd ceramic substrate made the coefficient of thermal expansion equivalent mutually in invention according to claim 1.

[0025] By the above-mentioned manufacture approach, since the coefficient of thermal expansion of the 1st ceramic substrate and the 2nd ceramic substrate is mutually made equivalent and the expansion coefficient of the 1st and 2nd ceramic substrate at the time of baking of tension coalesce becomes equal, distortion etc. cannot arise but dimensional accuracy can be raised.

[0026] Invention of this invention according to claim 10 is the manufacture approach which made the quality of the material of the 1st ceramic substrate the quality of the material with a ferrite, and made the quality of the material of the 2nd ceramic substrate the quality of the material with forsterite in invention according to claim 9.

[0027] The good engine performance can be obtained by the above-mentioned manufacture approach. Invention of this invention according to claim 11 is the manufacture approach which made area of a capacitor conductor pattern layer larger than the area of a dielectric layer in invention according to claim 1.

[0028] By the above-mentioned manufacture approach, the effect from the interlayer of the 2nd ceramic substrate to a capacitor layer and a glass paste layer can be controlled.

[0029] Invention of this invention according to claim 12 is the manufacture approach which made the quality of the material of a capacitor conductor pattern layer the quality of the material with the glass frit which consists of any one of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, and the hoe silicic acid titanium, its mixture, or its compound in invention according to claim 1.

[0030] By the above-mentioned manufacture approach, the effect of the dielectric on a capacitor conductor pattern

layer can be controlled.

[0031] Invention of this invention according to claim 13 is the manufacture approach with the process which forms a two or more layers inductor conductor pattern layer in invention according to claim 1.

[0032] A good inductor layer can be formed by the above-mentioned manufacture approach. invention of this invention according to claim 14 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section -- having -- said -- spiral -- a conductor -- said line of the section -- a conductor is the manufacture approach which exceeded 0.3 for the conductor thickness ratio to a conductor width.

[0033] spiral by the above-mentioned manufacture approach -- a conductor -- since the thickness of the section becomes thick, the inductor engine performance can be made good.

[0034] invention of this invention according to claim 15 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- it is the manufacture approach which established the process which forms a non-magnetic material on \*\*\*\*\*.

[0035] The inductor engine performance can be made into high performance by the above-mentioned manufacture approach. invention of this invention according to claim 16 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- it has at least two sections and adjoins -- said -- spiral -- a conductor -- while forming a non-magnetic material on \*\*\*\*\* -- said -- spiral -- a conductor -- it is the manufacture approach which established the process which forms a slot in the 1st ceramic substrate on \*\*\*\*\* , and forms said non-magnetic material also in said slot.

[0036] The inductor engine performance can be made into high performance by the above-mentioned manufacture approach. invention of this invention according to claim 17 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- it is the manufacture approach which established the process which forms the section.

[0037] spiral by the above-mentioned manufacture approach -- a conductor -- an opposing magnetic field carries out a generating operation at the inductance by the section, frequency characteristics are prolonged, and the magnitude of attenuation good also in a RF field can be obtained.

[0038] invention of this invention according to claim 18 -- invention according to claim 1 -- setting -- an inductor conductor pattern layer -- a line -- the conductor was made spiral -- spiral -- a conductor -- the section and a line -- the shape of a ring which made the conductor the shape of a ring -- a conductor -- the section -- having -- said -- spiral -- a conductor -- the outside of the section -- the shape of said ring -- a conductor -- while forming the section -- the shape of said ring -- a conductor -- it is the manufacture approach which established the process which forms the section into a magnetic paste layer.

[0039] the above-mentioned manufacture approach -- the shape of a ring -- a conductor -- much more spiral, since the section is formed into a magnetic paste layer -- a conductor -- an opposing magnetic field carries out a generating operation at the inductance by the section, frequency characteristics are prolonged, and the magnitude of attenuation good also in a RF field can be obtained.

[0040] invention of this invention according to claim 19 -- invention according to claim 17 -- setting -- the shape of a ring -- a conductor -- it is the manufacture approach which established the process which carries out ground connection of the section.

[0041] By the above-mentioned manufacture approach, the good magnitude of attenuation can be obtained in a RF field. invention of this invention according to claim 20 is spiral in invention according to claim 17 -- a conductor -- the shape of the section and a ring -- a conductor -- it is the manufacture approach which established the process which forms the section on the same flat surface at coincidence.

[0042] A production process can be simplified by the above-mentioned manufacture approach.

(Gestalt 1 of operation) Below, the manufacture approach of the solid-state composite part in the gestalt of 1 operation of this invention is explained, referring to a drawing.

[0043] In drawing 1 , when structural drawing of solid-state composite part is shown, the sectional view of the 1st ceramic substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The sectional view of the 2nd ceramic substrate is shown in (c). The sectional view at the time of making the 1st and 2nd ceramic substrate rival is shown in (d). The divided ceramic substrate sectional view is shown in (e).

[0044] The 1st non-calcinated ceramic substrate and the 2nd non-calcinated ceramic substrate are calcinated, and the 1st ceramic substrate 1 and 2nd ceramic substrate 4 are formed. On this 1st ceramic substrate 1, as an inductor conductor pattern layer, the inductor electrode 2 is formed, the ferrite layer 3 is formed as a magnetic paste layer on it, and an inductor layer is prepared. On the 2nd ceramic substrate 4, as a capacitor conductor pattern layer Prepare the



capacitor layer which consists of the capacitor lower electrode 5, a capacitor up electrode 7, and a dielectric layer 6, and the adhesion glass layer 8 is applied at least to one side of the 1st and 2nd ceramic substrate 1 and 4 as a glass paste layer. Lamination and tension coalesce are formed mutually, this tension coalesce is calcinated, a baking object is formed, and the external electrode is formed in this baking object.

[0045] moreover, the inductor electrode 2 -- a line -- the conductor was made spiral -- spiral -- a conductor -- it forms by the section.

[0046] The manufacture approach is explained below. On the ceramic substrate 1, the pattern of the inductor electrode 2 was formed by the intaglio imprint using the silver paste, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 2 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 2 was set to 0.4. On said inductor electrode 2, the ferrite paste performed the pattern of the ferrite layer 3, and it formed by screen-stencil, and the substrate which performed pattern formation was calcinated in 930 degrees C and 2 hours, and the ferrite layer 3 was formed. Next, the pattern of the capacitor lower electrode 5 is formed by screen-stencil with Ag paste which added the glass frit which consists of a hoe lead silicate on the 2nd ceramic substrate 4 with the almost same coefficient of thermal expansion as the 1st ceramic substrate 1, the pattern of a dielectric layer 6 is screen-stenciled on the capacitor lower electrode 5 using a dielectric paste, and the pattern of the capacitor up electrode 7 is formed by screen-stencil with Ag paste used for the lower electrode on a dielectric layer 6. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 5 and the capacitor up electrode 7 was formed by the pattern which does not become smaller than a dielectric layer 6, and thickness could be 15 micrometers. Next, the pattern of the adhesion glass layer 8 was formed in the field which the inductor electrode 2 on said 1st ceramic substrate 1 formed by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And the adhesion glass layer 8 is pinched, lamination is performed for the 1st ceramic substrate 1 and the 2nd ceramic substrate 4, a substrate is calcinated by the peak temperature of 600 degrees C, and 10-minute maintenance, and the 1st ceramic substrate 1 and the 2nd ceramic substrate 4 are pasted up. In addition, the 2nd ceramic substrate 4 has turned the capacitor forming face to the glass layer side. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face, a property is good by using the 1st and 2nd ceramic substrate 1 and 4, and since these ceramic substrates 1 and 4 have doubled the coefficient of thermal expansion, moreover, dimensional accuracy becomes good what has a short production process. Moreover, the engine performance of an inductor can be performed with a good thing because the ratio of the thickness to the line breadth of the inductor electrode 2 thickened thickness exceeding 0.3. moreover, the capacitor which puts the dielectric layer 6 of the 2nd ceramic substrate 4 -- the effect of a substrate, a glass layer, and the dielectric layer 6 on the electrode itself can be controlled by having added the glass frit which sets a conductor to 10 micrometers or more at least, forms the thickness after baking in the size which does not become smaller than the pattern size of a dielectric layer 6, and consists of a HOU lead silicate. Moreover, in order to carry out the debinder of the adhesion glass layer 8 for pasting up said the 1st ceramic substrate 1 and said 2nd ceramic substrate 4 before adhesion, a void is hard to generate it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0047] (Gestalt 2 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0048] When structural drawing of solid-state composite part is shown in drawing 2, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The ring-like electrode top view on the ferrite layer when making it the piece of an individual is shown in (c). The sectional view of a forsterite substrate is shown in (d). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (e). The divided substrate sectional view is shown in (f). The inductor electrode 12 is first formed on the ferrite substrate 11, the ferrite layer 13 is formed on it, and the ring-like electrode 14 is formed on it. The capacitor which consists of the glass layer 16, the capacitor lower electrode 17, a dielectric layer 18, and a capacitor up electrode 19 is formed on the forsterite substrate 15, it pastes up on both sides of the adhesion glass layer 20, and the ferrite substrate 11 and the forsterite substrate 15 are cut to the piece of an individual after that.

[0049] The manufacture approach is explained below. On the ferrite substrate 11, the pattern of the inductor electrode 12 was formed by the intaglio imprint using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 12 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 12 was set to 0.8. Said inductor electrode 12 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 13 is formed by screen-stencil, it calcinates in 950 degrees C and 3 hours, and the ferrite layer 13 is formed. On said ferrite layer 13, the pattern of the ring-like electrode 14 was formed by screen-stencil using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the ring-like electrode 14 was formed. Next, on the forsterite substrate 15 with the almost



same coefficient of thermal expansion as said ferrite substrate 11, the pattern of the glass layer 16 is formed by screen-stencil using the glass paste which consists of hoe silicic acid titanium, it calcinates by the peak temperature of 900 degrees C, and 10-minute keeping, and the glass layer 16 is formed. And the pattern of the capacitor lower electrode 17 is formed by screen-stencil on the glass layer 16 with the silver and the palladium paste which added the glass frit which consists of hoe aluminum silicate, and the pattern of the capacitor up electrode 19 is formed by screen-stencil on the capacitor lower electrode 17 using a dielectric paste with the silver and the palladium paste which formed by screen-stencil and used the pattern of a dielectric layer 18 for the lower electrode on the dielectric layer 18. This substrate is calcinated by the peak temperature of 850 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 17 and the capacitor up electrode 19 was formed by the pattern which does not become smaller than a dielectric layer 18, and thickness could be 20 micrometers. Next, the pattern of the adhesion glass layer 20 was formed in the field which the inductor electrode 12 on the ferrite substrate 11 formed, and the field in which the capacitor of the forsterite substrate 15 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 20, lamination is performed for the ferrite substrate 11 and the forsterite substrate 15, a substrate is calcinated by the peak temperature of 700 degrees C, and 10-minute maintenance, and the ferrite substrate 11 and the forsterite substrate 15 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (\*\*\*\*\*) in a side face, and since substrates 11 and 15 have doubled the coefficient of thermal expansion, dimensional accuracy will become good. Moreover, even if it forms two or more inductor electrodes 14 into one component, the engine performance of an inductor can be made good, because the ratio of the thickness to the line breadth of the inductor electrode 12 thickened thickness exceeding 0.3, formed the non-magnetic material between patterns and formed the ring-like electrode 14 on the inductor electrode 12. moreover, the capacitor which forms the glass layer 16 which consists of hoe silicic acid titanium, and puts a dielectric layer 18 between the bottom of a capacitor -- the effect of a substrate, a glass layer, and the dielectric layer 18 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 18, and consists a conductor of HOU aluminum silicate in it. Moreover, in order to carry out the debinder of the glass layer 16 for pasting up said ferrite substrate 11 and said forsterite substrate 15 before adhesion, a void is hard to generate it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0050] (Gestalt 3 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0051] When structural drawing of solid-state composite part is shown in drawing 3, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The top view of the forsterite substrate in which the through tube was formed is shown in (c). The sectional view of a forsterite substrate is shown in (d). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (e). The divided substrate sectional view is shown in (f). First, the nonmagnetic glass layer 22 and the inductor electrode 23 are formed on the ferrite substrate 21, and the ferrite layer 24 is formed on these. After forming a through tube 26 in the forsterite substrate 25, the capacitor which consists of the capacitor lower electrode 27, a dielectric layer 28, and a capacitor up electrode 29 is formed on said forsterite substrate 25, it pastes up on both sides of the adhesion glass layer 30, and the ferrite substrate 21 and the forsterite substrate 25 are cut to the piece of an individual.

[0052] The manufacture approach is explained below. Formation is used on the ferrite substrate 21, a glass paste is used for this slot for a slot, the pattern of the nonmagnetic glass layer 22 is formed by screen-stencil, it calcinates in the peak temperature of 900 degrees C, and 10 minutes, and the glass layer 22 is formed. And by intaglio imprint, the pattern of the inductor electrode 23 was formed using the paste of silver and palladium, the substrate which performed pattern formation was calcinated by the peak temperature of 850 degrees C, and 10-minute maintenance, and the inductor electrode 23 was formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 23 was set to 1.5. Said inductor electrode 23 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 24 is formed by screen-stencil, it calcinates in 950 degrees C and 3 hours, and the ferrite layer 24 is formed. Next, on the forsterite substrate 25 with the almost same coefficient of thermal expansion as said ferrite substrate 21 in which the through tube 26 was formed The pattern of the capacitor lower electrode 27 is formed by screen-stencil with the silver and the platinum paste which added the glass frit which consists of a hoe calcium silicate. The pattern of a dielectric layer 28 is formed by screen-stencil on the capacitor lower electrode 27 using a dielectric paste, and the pattern of the capacitor up electrode 29 is formed by screen-stencil with the silver and the platinum paste used with the capacitor lower electrode 27 on the dielectric layer 28. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 27 and the capacitor up electrode 29 was formed by the pattern which does not become smaller than a dielectric layer 28, and thickness could be 13 micrometers. Next, the pattern of the adhesion glass layer 30 was formed in the field in

which the inductor electrode 23 on the ferrite substrate 21 was formed, and the field in which the capacitor of the forsterite substrate 25 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 30, lamination is performed for the ferrite substrate 21 and the forsterite substrate 25, a substrate is calcinated by the peak temperature of 680 degrees C, and 10-minute maintenance, and the ferrite substrate 1 and the forsterite substrate 25 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face, and since the ferrite substrate 21 and the forsterite substrate 25 have doubled the coefficient of thermal expansion, dimensional accuracy will become good. Moreover, the ratio of the thickness to the line breadth of the inductor electrode 23 thickens thickness exceeding 0.3, and by having formed in the slot between patterns the glass layer which is a non-magnetic material, even if it forms two or more inductor electrodes 23 into one component, the engine performance of an inductor can be made good. moreover, the capacitor which puts a dielectric layer 28 -- the effect of a substrate, a glass layer, and the dielectric layer 28 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 28, and consists a conductor of a HOU calcium silicate in it. Moreover, the adhesion glass layer 30 for pasting up said ferrite substrate 21 and said forsterite substrate 25 is having formed the through tube 26 in the forsterite substrate 25 beforehand, since the occurring gas falls out to a through tube 26 at the time of baking of a glue line, does not generate a fine void, either but can acquire higher dependability. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0053] (Gestalt 4 of operation) Below, the manufacture approach of the solid-state composite part of an example of the manufacture approach of the electronic parts of this invention is explained, referring to a drawing.

[0054] When structural drawing of solid-state composite part is shown in drawing 4, the sectional view of a ferrite substrate is shown in (a). The inductor electrode top view which is a spiral conductor pattern when making it the piece of an individual is shown in (b). The sectional view of a forsterite substrate is shown in (c). The sectional view at the time of making a ferrite substrate and a forsterite substrate rival is shown in (d). The divided substrate sectional view is shown in (e). First, the inductor electrode 32, the ring-like electrode 33, and the nonmagnetic glass layer 34 are formed on the ferrite substrate 31, and the ferrite layer 35 is formed on these. The glass layer 37 is formed on the forsterite substrate 36, the capacitor which consists of the capacitor lower electrode 38, a dielectric layer 39, and a capacitor up electrode 40 is formed on said glass layer 37, it pastes up on both sides of the adhesion glass layer 41, and the ferrite substrate 31 and the forsterite substrate 36 are cut to the piece of an individual.

[0055] The manufacture approach is explained below. The pattern of the inductor electrode 32 and the ring-like electrode 33 was formed by intaglio imprint on the ferrite substrate 31 using the silver paste, the substrate which performed pattern formation was calcinated by the peak temperature of 900 degrees C, and 10-minute maintenance, and the inductor electrode 32 and the ring-like electrode 33 were formed. At this time, the ratio of the thickness to the line breadth of the inductor electrode 32 was set to 1.5. Moreover, said ring-like electrode 33 is connected by beer (not shown). On the substrate in which said electrode was formed, a glass paste is used, the pattern of the nonmagnetic glass layer 34 is formed by screen-stencil, it calcinates in the peak temperature of 900 degrees C, and 10 minutes, and the glass layer 34 is formed. Said inductor electrode 32 was formed upwards, a ferrite paste is used, the pattern of the ferrite layer 35 is formed by screen-stencil, it calcinates in 970 degrees C and 3 hours, and the ferrite layer 35 is formed. Next, on the forsterite substrate 36 with the almost same coefficient of thermal expansion as said ferrite substrate 31, the paste of boro-silicated glass is used, the pattern of the glass layer 37 is formed by screen-stencil, it calcinates by the peak temperature of 900 degrees C, and 10-minute keeping, and the glass layer 37 is formed. And the pattern of the capacitor lower electrode 38 is formed by screen-stencil on the glass layer 37 with the silver and the platinum paste which added the glass frit which consists of hoe silicic acid titanium, the pattern of a dielectric layer 39 is formed by screen-stencil on the capacitor lower electrode 38 using a dielectric paste, and the pattern of the capacitor up electrode 40 is formed by screen-stencil with the silver and the platinum paste used with the capacitor lower electrode 38 on the dielectric layer 39. This substrate is calcinated by the peak temperature of 900 degrees C, and 10-minute keeping, and a capacitor is formed. At this time, the pattern of the capacitor lower electrode 38 and the capacitor up electrode 40 was formed by the pattern which does not become smaller than a dielectric layer 39, and thickness could be 13 micrometers. Next, the pattern of the adhesion glass layer 41 was formed in the field in which the inductor electrode 32 on the ferrite substrate 31 was formed, and the field in which the capacitor of the forsterite substrate 36 was formed, by screen-stencil with a glass paste, and the debinder was performed in 500 degrees C and 30 minutes. And on both sides of the adhesion glass layer 41, lamination is performed for the ferrite substrate 31 and the forsterite substrate 36, a substrate is calcinated by the peak temperature of 730 degrees C, and 10-minute maintenance, and the ferrite substrate 31 and the forsterite substrate 36 are pasted up. After baking is completed, a substrate is cut to the piece of an individual and it becomes solid-state composite part by forming an external electrode (not shown) in a side face.

[0056] In addition, since substrates 31 and 36 have doubled the coefficient of thermal expansion, dimensional



accuracy will become good. Moreover, by the ratio of the thickness to the line breadth of the inductor electrode 32 having thickened thickness exceeding 0.3, having formed the glass layer which is a non-magnetic material between patterns, and having formed the ring-like electrode 33 around inductor electrode 32, even if it forms two or more inductor electrodes 32 into one component, the engine performance of an inductor can be made good. moreover, the capacitor which forms the boro-silicated glass layer 37 in the bottom of a capacitor, and puts a dielectric layer 39 -- the effect of a substrate, a glass layer, and the dielectric layer 39 on the electrode itself can be controlled by having added the glass frit which sets thickness to 10 micrometers or more, forms it in the size which does not become smaller than the pattern size of a dielectric layer 39, and consists a conductor of hoe silicic acid titanium in it. The reliable manufacture approach of solid-state composite part can be offered from the above thing.

[0057] In addition, although the example of the gestalt of four operations explained in the above explanation, in a wiring substrate which needs electrode wiring which makes a coefficient of thermal expansion almost the same, it can carry out similarly. Furthermore, although a spiral conductor pattern is the thing of a monolayer and is performed with the above-mentioned operation gestalt, even if it forms in two or more layers, the same solid-state composite part is obtained. Moreover, a spiral conductor pattern can be similarly carried out, if it is the wiring electrode pattern of a configuration of that it can be used as an inductor electrode.

[0058] Moreover, even if it carries out grinding at least of one side and makes substrate thickness thin after joining the 1st and 2nd ceramic substrate by the glue line, the same solid-state composite part is obtained. a capacitor -- although it is four kinds of things and being explained to the glass frit used for a conductor, if it becomes, it will be the thing which is the glass frit which consists of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, hoe silicic acid titanium, mixture, or a compound and from which the same effectiveness is acquired.

Moreover, although the glass layers formed in the bottom of a capacitor are two kinds of things and are explained, the same effectiveness will be acquired if it is the glass frit which consists of hoe silicic acid, a hoe lead silicate, a hoe calcium silicate, hoe aluminum silicate, hoe silicic acid titanium, mixture, or a compound.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

**[Brief Description of the Drawings]**

**[Drawing 1]** (a) is the sectional view showing the structure of the 1st ceramic substrate in the manufacture approach of the solid-state composite part of the gestalt 1 operation of this invention.

(b) -- said -- the top view of the inductor electrode pattern when making it the piece of an individual on the 1st ceramic substrate

(c) is the sectional view showing the structure of this 2nd ceramic substrate.

(d) is a sectional view when unifying this 1st ceramic substrate and the 2nd ceramic substrate through a glue line.

(e) is a sectional view when cutting this solid-state composite part.

**[Drawing 2]** (a) is the sectional view showing the structure of the ferrite substrate in the manufacture approach of the solid-state composite part of the gestalt other operations of this invention.

(b) is the top view of the inductor electrode pattern when making it the piece of an individual on this ferrite substrate.

(c) is the top view of the ring-like electrode pattern of the shape of a ferrite layer of this ferrite substrate.

(d) is the sectional view showing the structure of this forsterite substrate.

(e) is a sectional view when unifying this ferrite substrate and a forsterite substrate through a glue line.

(f) is a sectional view when cutting this solid-state composite part.

**[Drawing 3]** (a) is the sectional view showing the structure of a ferrite substrate [ in / further / the manufacture approach of the solid-state composite part of the gestalt other operations ] of this invention.

(b) is the top view of the inductor electrode pattern when making it the piece of an individual on this ferrite substrate.

(c) is the top view of the forsterite substrate in which this through tube was formed.

(d) is the sectional view showing the structure of this forsterite substrate.

(e) is a sectional view when unifying this ferrite substrate and a forsterite substrate through a glue line.

(f) is a sectional view when cutting this solid-state composite part.

**[Drawing 4]** (a) is the sectional view showing the structure of the ferrite substrate in the manufacture approach of the solid-state composite part of the gestalt 1 operation of this invention.

(b) is the top view of the inductor electrode pattern when making it the piece of an individual on this ferrite substrate.

(c) is the sectional view showing the structure of this forsterite substrate.

(d) is a sectional view when unifying this ferrite substrate and a forsterite substrate through a glue line.

(e) is a sectional view when cutting this solid-state composite part.

**[Description of Notations]**

1 1st Ceramic Substrate

2 Inductor Electrode

3 Ferrite Layer

4 2nd Ceramic Substrate

5 Capacitor Lower Electrode

6 Dielectric Layer

7 Capacitor Up Electrode

8 Adhesion Glass Layer

11 Ferrite Substrate

12 Inductor Electrode

13 Ferrite Layer

14 Ring-like Electrode

15 Forsterite Substrate

16 Glass Layer

17 Capacitor Lower Electrode

18 Dielectric Layer

19 Capacitor Up Electrode



20 Adhesion Glass Layer  
21 Ferrite Substrate  
22 Nonmagnetic Glass Layer  
23 Inductor Electrode  
24 Ferrite Layer  
25 Forsterite Substrate  
26 Through Tube  
27 Capacitor Lower Electrode  
28 Dielectric Layer  
29 Capacitor Up Electrode  
30 Adhesion Glass Layer  
31 Ferrite Substrate  
32 Inductor Electrode  
33 Ring-like Electrode  
34 Nonmagnetic Glass Layer  
35 Ferrite Layer  
36 Forsterite Substrate  
37 Glass Layer  
38 Capacitor Lower Electrode  
39 Dielectric Layer  
40 Capacitor Up Electrode  
41 Adhesion Glass Layer

---

[Translation done.]

\* NOTICES \*


JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]

- 1 第1のセラミック基板
- 2 インタクタ電極
- 3 フェライト層
- 4 第2のセラミック基板
- 5 コンデンサ下部電極
- 6 誘電体層
- 7 コンデンサ上部電極
- 8 接着ガラス層




[Drawing 2]

- 11 フェライト基板    16 ガラス層  
 12 インダクタ電極    17 コンデンサ下部電極  
 13 フェライト層    18 誘電体層  
 14 リング状電極    19 コンデンサ上部電極  
 15 フォルステライト基板    20 接着ガラス層




[Drawing 3]

- 21 フェライト基板    26 貫通孔  
 22 非磁性ガラス層    27 コンデンサ下部電極  
 23 インダクタ電極    28 誘電体層  
 24 フェライト層    29 コンデンサ上部電極  
 25 フォルステライト基板    30 接着ガラス層



[Drawing 4]

- |               |              |
|---------------|--------------|
| 31 フェライト基板    | 37 カラス層      |
| 32 インダクタ電極    | 38 コンデンサ下部電極 |
| 33 リンケ状電極     | 39 誘電体層      |
| 34 非磁性カラス層    | 40 コンデンサ上部電極 |
| 35 フェライト層     | 41 接着カラス層    |
| 36 フォルステライト基板 |              |



[Translation done.]



(19)日本国特許庁 (J P)

(12) 公 開 特 許 公 報 (A)

(11)特許出願公開番号

特開2000-150303

(P2000-150303A)

(43)公開日 平成12年5月30日(2000.5.30)

(51)Int.Cl.<sup>7</sup>

識別記号

F I

テマコード(参考)

H 0 1 G 4/40

H 0 1 G 4/40

3 2 1 A

5 E 0 6 2

H 0 1 F 27/00

H 0 1 F 41/04

C

5 E 0 7 0

41/04

15/00

D

5 E 0 8 2

審査請求 有 請求項の数20 O L (全 11 頁)

(21)出願番号

特願平10-324695

(22)出願日

平成10年11月16日(1998.11.16)

(71)出願人 000005821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72)発明者 田淵 利英

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

(72)発明者 水野 雅之

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

(74)代理人 100097445

弁理士 岩橋 文雄 (外2名)

最終頁に続く


(54)【発明の名称】 固体複合部品の製造方法

(57)【要約】

【課題】 寸法精度がよく、かつ信頼性が高い小型化の  
固体複合部品の製造方法を提供することを目的とする。

【解決手段】 第1の未焼成セラミック基板および第2  
の未焼成セラミック基板を焼成して、第1のセラミック  
基板1および第2のセラミック基板4を形成し、この第  
1のセラミック基板1上には、インダクタ導体パターン  
層として、インダクタ電極2を形成し、その上に磁性ペ  
ースト層としてフェライト層3を形成して、インダクタ  
層を設け、第2のセラミック基板4上には、コンデンサ  
導体パターン層として、コンデンサ下部電極5、コンデ  
ンサ上部電極7、および誘電体層6からなるコンデンサ  
層を設け、第1、第2のセラミック基板の少なくとも一  
方にガラスペースト層として接着ガラス層8を塗布し、  
互いに張り合わせて張合体を形成し、この張合体を焼成  
して焼成体を形成し、この焼成体に外部電極を形成す  
る。

- 1 第1のセラミック基板 5 コンデンサ下部電極  
2 インダクタ電極 6 誘電体層  
3 フェライト層 7 コンデンサ上部電極  
4 第2のセラミック基板 8 接着ガラス層



## 【特許請求の範囲】

- 【請求項1】 第1のセラミック基板の一面上にインダクタ導体パターン層を形成するとともに、前記インダクタ導体パターン層上に磁性ペースト層を形成してインダクタ層を有した第1の基板を形成する第1工程と、第2のセラミック基板の一面上に誘電体層を介在したコンデンサ導体パターン層を形成してコンデンサ層を有した第2の基板を形成する第2工程と、前記第1の基板の一面側または前記第2の基板の一面側の少なくとも一方に、ガラスペースト層を形成するとともに、前記第1の基板および前記第2の基板を前記ガラスペースト層を介して互いに張り合わせて張合体を形成する第3工程と、前記張合体を焼成して焼成体を形成する第4工程と、前記焼成体に外部電極を形成する第5工程とを備え、前記第1工程前に、第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して第1のセラミック基板および第2のセラミック基板を形成する工程を設けた固体複合部品の製造方法。
- 【請求項2】 第1工程の、インダクタ導体パターン層は、可撓性樹脂基板からなる凹版の表面に設けたパターン溝に導電性ペーストを充填し乾燥する工程と、前記凹版と第1のセラミック基板の一面とを加熱および加圧しながら張り合わせる工程と、前記凹版を前記第1のセラミック基板から剥離して前記導電性ペーストを前記第1のセラミック基板上に転写する工程と、前記第1のセラミック基板を焼成する工程とを有する請求項1記載の固体複合部品の製造方法。
- 【請求項3】 第2の工程において、第2のセラミック基板とコンデンサ層との間にガラスペースト層の中間層を形成する工程を設けた請求項1記載の固体複合部品の製造方法。
- 【請求項4】 ガラスペースト層の材質を、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか一つ、またはその混合物、またはその化合物からなるガラスフリットを有した材質とした請求項3記載の固体複合部品の製造方法。
- 【請求項5】 第3工程において、ガラスペースト層を形成した後に脱バインダする工程を設けた請求項1記載の固体複合部品の製造方法。
- 【請求項6】 第4工程前に、第2のセラミック基板に複数の貫通孔を形成するとともに、前記貫通孔に銀電極を形成する工程を設け、第4工程後に焼成体を個片に分割し前記銀電極が側面に表出するように焼成個片体を形成する工程を設け、第5工程において前記銀電極で外部電極に形成する工程を設けた請求項1記載の固体複合部品の製造方法。
- 【請求項7】 第4工程後に、焼成体を個片に分割し焼成個片体を形成する工程を設けた請求項1記載の固体複合部品の製造方法。
- 【請求項8】 第4工程後に、第1のセラミック基板ま

たは第2のセラミック基板の少なくとも一方を研削し、第1のセラミック基板または第2のセラミック基板の少なくとも一方の基板厚を薄くする工程を設けた請求項1記載の固体複合部品の製造方法。

【請求項9】 第1のセラミック基板および第2のセラミック基板は、熱膨張係数を互いに同等にした請求項1記載の固体複合部品の製造方法。

【請求項10】 第1のセラミック基板の材質をフェライトを有した材質とし、第2のセラミック基板の材質をフォスフェライトを有した材質とした請求項9記載の固体複合部品の製造方法。

【請求項11】 コンデンサ導体パターン層の面積を誘電体層の面積よりも大きくした請求項1記載の固体複合部品の製造方法。

【請求項12】 コンデンサ導体パターン層の材質を、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか一つ、またはその混合物、またはその化合物からなるガラスフリットを有した材質とした請求項1記載の固体複合部品の製造方法。

【請求項13】 インダクタ導体パターン層を複数層形成する工程を設けた請求項1記載の固体複合部品の製造方法。

【請求項14】 インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を有し、前記渦巻状導体部の前記線状導体は、導体幅に対する導体厚比を0.3を越えるようにした請求項1記載の固体複合部品の製造方法。

【請求項15】 インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を少なくとも2個有し、隣接する前記渦巻状導体部間線上に、非磁性材料を形成する工程を設けた請求項1記載の固体複合部品の製造方法。

【請求項16】 インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を少なくとも2個有し、隣接する前記渦巻状導体部間線上に、非磁性材料を形成するとともに、前記渦巻状導体部間線上の第1のセラミック基板に溝を形成し、前記溝にも前記非磁性材料を形成する工程を設けた請求項1記載の固体複合部品の製造方法。

【請求項17】 インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部と、線状導体をリング状にしたリング状導体部とを有し、前記渦巻状導体部の外側に前記リング状導体部を形成する工程を設けた請求項1記載の固体複合部品の製造方法。

【請求項18】 インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部と、線状導体をリング状にしたリング状導体部とを有し、前記渦巻状導体部の外側に前記リング状導体部を形成するとともに、前記リング状導体部を磁性ペースト層中に形成する工程を設けた

請求項1記載の固体複合部品の製造方法。

【請求項19】 リング状導体部をアース接続する工程を設けた請求項17記載の固体複合部品の製造方法。

【請求項20】 渦巻状導体部とリング状導体部とを同時に同一平面上に形成する工程を設けた請求項17記載の固体複合部品の製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、インダクタ、キャパシタ等が複合したチップ型の固体複合部品の製造方法に関するものである。

【0002】

【従来の技術】近年、半導体LSI、チップ部品等は小型、軽量化が進んでおり、この中で高周波関連の磁気デバイスでも小型化の要求があり、厚膜の誘電体を使用したコンデンサの小型化の要求が多くなり、1つのデバイスの中に誘電体とインダクタを一体化にして小型にする方法などが開発されてきている。

【0003】小型化を図ったコンデンサ形成方法では、特公平2-54647号公報において、非磁性絶縁体層とコンデンサ用電極導体とを交互積層し、その上に更に同じ材質の非磁性絶縁体層とコイル用導体とを交互積層し、これらを一体焼成してインダクタとコンデンサを複合化して小型化を図る方法が紹介されている。またより簡便な固体複合部品の製造方法として、特開昭57-193019号公報に開示されているように、磁性体シートと、誘電体シートを焼成し、中間層で貼り合わせ一体化するという方法が紹介されている。

【0004】

【発明が解決しようとする課題】上記従来の方法では、インダクタとコンデンサを一体焼成するには、磁性体シートと、誘電体シート共に、低温焼結材を使用する必要があり、特性向上を図りにくい。また、磁性体シートと、誘電体シートの熱膨張係数の違いから、焼成時において収縮率が異なり、寸法精度の向上も図りにくいという問題点を有していた。

【0005】本発明は上記問題点を解決し、特性向上および寸法精度の向上を図った固体複合部品の製造方法を提供することを目的としている。

【0006】

【課題を解決するための手段】上記問題点を解決するために本発明は、第1のセラミック基板の一面上に、インダクタ導体パターン層を形成するとともに、前記インダクタ導体パターン層上に磁性ペースト層を形成して、インダクタ層を有した第1の基板を形成する第1工程と、第2のセラミック基板の一面上に誘電体層を介在したコンデンサ導体パターン層を形成して、コンデンサ層を有した第2の基板を形成する第2工程と、前記第1の基板の一面側または前記第2の基板の一面側の少なくとも一方に、ガラスペースト層を形成するとともに、前記第1

の基板および前記第2の基板を前記ガラスペースト層を介して互いに張り合わせて張合体を形成する第3工程と、前記張合体を焼成して、焼成体を形成する第4工程と、前記焼成体に外部電極を形成する第5工程とを備え、前記第1工程前に、第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して、第1のセラミック基板および第2のセラミック基板を形成する工程を設けた製造方法である。

【0007】上記製造方法により、インダクタ層およびコンデンサ層はセラミック基板上に形成するので、特性向上を図ることができる。

【0008】さらに、第1のセラミック基板および第2のセラミック基板は、未焼成のセラミック基板である第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して形成しているので、張合体を焼成して焼成体を形成する際に、第1のセラミック基板および第2のセラミック基板が、全体的に熱収縮することがない。これにより、第1、第2のセラミック基板上に形成したインダクタ層およびコンデンサ層が、第1、第2のセラミック基板の収縮に合わせて、収縮してしまうことなく、寸法精度を向上させることができるとともに、後工程等において、寸法を調整する必要もなく、製造工程を簡略化することもできる。

【0009】

【発明の実施の形態】本発明の請求項1記載の発明は、第1のセラミック基板の一面上に、インダクタ導体パターン層を形成するとともに、前記インダクタ導体パターン層上に磁性ペースト層を形成して、インダクタ層を有した第1の基板を形成する第1工程と、第2のセラミック基板の一面上に誘電体層を介在したコンデンサ導体パターン層を形成して、コンデンサ層を有した第2の基板を形成する第2工程と、前記第1の基板の一面側または前記第2の基板の一面側の少なくとも一方に、ガラスペースト層を形成するとともに、前記第1の基板および前記第2の基板を前記ガラスペースト層を介して互いに張り合わせて張合体を形成する第3工程と、前記張合体を焼成して、焼成体を形成する第4工程と、前記焼成体に外部電極を形成する第5工程とを備え、前記第1工程前に、第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して、第1のセラミック基板および第2のセラミック基板を形成する工程を設けた製造方法である。

【0010】上記製造方法により、インダクタ層およびコンデンサ層はセラミック基板上に形成するので、特性向上を図ることができる。

【0011】さらに、第1のセラミック基板および第2のセラミック基板は、未焼成のセラミック基板である第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して形成しているので、張合体を焼成して焼成体を形成する際に、第1のセラミック基板および第



2のセラミック基板が、全体的に熱収縮することがない。これにより、第1、第2のセラミック基板上に形成したインダクタ層およびコンデンサ層が、第1、第2のセラミック基板の収縮に合わせて、収縮してしまうことがなく、寸法精度を向上させることができるとともに、後工程等において、寸法を調整する必要もなく、製造工程を簡略化することもできる。

【0012】本発明の請求項2記載の発明は、請求項1記載の発明において、第1工程は、インダクタ導体パターン層は、可撓性樹脂基板からなる凹版の表面に設けたパターン溝に、導電性ペーストを充填し乾燥する工程と、前記凹版と第1のセラミック基板の一面とを、加熱および加圧しながら張り合わせる工程と、前記凹版を前記第1のセラミック基板から剥離して、前記導電性ペーストを前記第1のセラミック基板上に転写する工程と、前記第1のセラミック基板を焼成する工程とを有して形成した製造方法である。

【0013】上記製造方法により、パターン形状の良い、ファインな配線で、かつ膜厚の厚いインダクタ導体パターン層を形成することができる。

【0014】本発明の請求項3記載の発明は、請求項1記載の発明の第2の工程において、第2のセラミック基板とコンデンサ層との間にガラスペースト層の中間層を形成する工程を設けた製造方法である。

【0015】上記製造方法により、第2のセラミック基板とコンデンサ層との間にガラスペースト層の中間層を形成しているため、コンデンサ層への第2の基板からの影響を抑制することができる。

【0016】本発明の請求項4記載の発明は、請求項3記載の発明において、ガラスペースト層の材質を、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか一つ、またはその混合物、またはその化合物からなるガラスフリットを有した材質とした製造方法である。

【0017】上記製造方法により、コンデンサ層への第2のセラミック基板からの影響を抑制することができる。

【0018】本発明の請求項5記載の発明は、請求項1記載の発明において、第3工程において、ガラスペースト層を形成した後に、脱バインダする工程を設けた請求項1記載の固体複合部品の製造方法である。

【0019】上記製造方法により、ガラスペースト層を形成した後に、脱バインダする工程を設けているため、ボイドが発生せず、信頼性を向上させることができる。

【0020】本発明の請求項6記載の発明は、請求項1記載の発明において、第4工程前に、第2のセラミック基板に複数の貫通孔を形成するとともに、前記貫通孔に銀電極を形成する工程を設け、第4工程後に、焼成体を個片に分割し、前記銀電極が側面に表出するように、焼成個片体を形成する工程を設け、第5工程において、

前記銀電極により外部電極に形成する工程を設けた製造方法である。

【0021】上記製造方法により、第2のセラミック基板に貫通孔を形成するので、張合体の焼成時に、ガラスペースト層の中間層から発生するガスが貫通孔から抜けるため、細かいボイドも発生せず、信頼性を非常に向上させることができる。

【0022】本発明の請求項7記載の発明は、請求項1記載の発明において、第4工程後に、焼成体を個片に分割し、焼成個片体を形成する工程を設けた製造方法である。

【0023】上記製造方法により、大量生産を効率よくすることができる。本発明の請求項8記載の発明は、請求項1記載の発明において、第4工程後に、第1のセラミック基板または第2のセラミック基板の少なくとも一方を研削し、第1のセラミック基板または第2のセラミック基板の少なくとも一方の基板厚を薄くする工程を設けた製造方法である。

【0024】上記製造方法により、薄型化を図ることができる。本発明の請求項9記載の発明は、請求項1記載の発明において、第1のセラミック基板および第2のセラミック基板は、熱膨張係数を互いに同等にした製造方法である。

【0025】上記製造方法により、第1のセラミック基板および第2のセラミック基板の熱膨張係数を互いに同等にしているため、張合体の焼成時における第1、第2のセラミック基板の膨張率が等しくなるため、歪み等が生じず、寸法精度を向上させることができる。

【0026】本発明の請求項10記載の発明は、請求項9記載の発明において、第1のセラミック基板の材質をフェライトを有した材質とし、第2のセラミック基板の材質をフォルステライトを有した材質とした製造方法である。

【0027】上記製造方法により、良好な性能を得ることができる。本発明の請求項11記載の発明は、請求項1記載の発明において、コンデンサ導体パターン層の面積を誘電体層の面積よりも大きくした製造方法である。

【0028】上記製造方法により、コンデンサ層への第2のセラミック基板、ガラスペースト層の中間層からの影響を抑制することができる。

【0029】本発明の請求項12記載の発明は、請求項1記載の発明において、コンデンサ導体パターン層の材質を、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか一つ、またはその混合物、またはその化合物からなるガラスフリットを有した材質とした製造方法である。

【0030】上記製造方法により、コンデンサ導体パターン層の誘電体への影響を抑制することができる。

【0031】本発明の請求項13記載の発明は、請求項1記載の発明において、インダクタ導体パターン層を複

数層形成する工程を有した製造方法である。

【0032】上記製造方法により、良好なインダクタ層を形成することができる。本発明の請求項14記載の発明は、請求項1記載の発明において、インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を有し、前記渦巻状導体部の前記線状導体は、導体幅に対する導体厚比を0.3を越えるようにした製造方法である。

【0033】上記製造方法により、渦巻状導体部の厚さが厚くなるので、インダクタ性能を良好にすることができる。

【0034】本発明の請求項15記載の発明は、請求項1記載の発明において、インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を少なくとも2個有し、隣接する前記渦巻状導体部間線上に、非磁性材料を形成する工程を設けた製造方法である。

【0035】上記製造方法により、インダクタ性能を高性能にすることができる。本発明の請求項16記載の発明は、請求項1記載の発明において、インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部を少なくとも2個有し、隣接する前記渦巻状導体部間線上に、非磁性材料を形成するとともに、前記渦巻状導体部間線上の第1のセラミック基板に溝を形成し、前記溝にも前記非磁性材料を形成する工程を設けた製造方法である。

【0036】上記製造方法により、インダクタ性能を高性能にすることができる。本発明の請求項17記載の発明は、請求項1記載の発明において、インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部と、線状導体をリング状にしたリング状導体部とを有し、前記渦巻状導体部の外側に前記リング状導体部を形成する工程を設けた製造方法である。

【0037】上記製造方法により、渦巻状導体部によるインダクタンスに逆磁界が発生作用して、周波数特性が延び、高周波領域でも良好な減衰量を得ることができる。

【0038】本発明の請求項18記載の発明は、請求項1記載の発明において、インダクタ導体パターン層は、線状導体を渦巻状にした渦巻状導体部と、線状導体をリング状にしたリング状導体部とを有し、前記渦巻状導体部の外側に前記リング状導体部を形成するとともに、前記リング状導体部を磁性ペースト層中に形成する工程を設けた製造方法である。

【0039】上記製造方法により、リング状導体部を磁性ペースト層中に形成するので、より一層、渦巻状導体部によるインダクタンスに逆磁界が発生作用して、周波数特性が延び、高周波領域でも良好な減衰量を得ることができる。

【0040】本発明の請求項19記載の発明は、請求項17記載の発明において、リング状導体部をアース接続

する工程を設けた製造方法である。

【0041】上記製造方法により、高周波領域で良好な減衰量を得ることができる。本発明の請求項20記載の発明は、請求項17記載の発明において、渦巻状導体部とリング状導体部とを同時に同一平面上に形成する工程を設けた製造方法である。

【0042】上記製造方法により、製造工程を簡略化することができる。

(実施の形態1) 以下に、本発明の一実施の形態における固体複合部品の製造方法について、図面を参照しながら説明する。

【0043】図1において、固体複合部品の構造図を示すと、(a)には第1のセラミック基板の断面図を示す。(b)には個片にした時の渦巻状導体パターンであるインダクタ電極平面図を示す。(c)には第2のセラミック基板の断面図を示す。(d)には第1、第2のセラミック基板を張り合わせた時の断面図を示す。(e)には分割したセラミック基板断面図を示す。

【0044】第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して、第1のセラミック基板1および第2のセラミック基板4を形成する。この第1のセラミック基板1上には、インダクタ導体パターン層として、インダクタ電極2を形成し、その上に、磁性ペースト層として、フェライト層3を形成して、インダクタ層を設ける。第2のセラミック基板4上には、コンデンサ導体パターン層として、コンデンサ下部電極5、コンデンサ上部電極7、および誘電体層6からなるコンデンサ層を設け、第1、第2のセラミック基板1、4の少なくとも一方にガラスペースト層として接着ガラス層8を塗布して、互いに張り合わせ、張合体を形成し、この張合体を焼成して、焼成体を形成し、この焼成体に外部電極を形成している。

【0045】また、インダクタ電極2は、線状導体を渦巻状にした渦巻状導体部により形成している。

【0046】以下に製造方法を説明する。セラミック基板1上に、凹版転写にて銀のペーストを使用してインダクタ電極2のパターンを形成し、パターン形成を行った基板をピーク温度850℃、10分保持で焼成を行い、インダクタ電極2を形成した。この時インダクタ電極2の線幅に対する膜厚の比は0.4とした。前記インダクタ電極2上にフェライトペーストでフェライト層3のパターンをスクリーン印刷で形成を行い、パターン形成を行った基板を930℃、2時間で焼成を行い、フェライト層3を形成した。次に、第1のセラミック基板1とほぼ同じ熱膨張係数を持つ第2のセラミック基板4上に、ホウ珪酸鉛からなるガラスフリットを添加したAgペーストでコンデンサ下部電極5のパターンをスクリーン印刷で形成し、コンデンサ下部電極5上に誘電体ペーストを使用して誘電体層6のパターンをスクリーン印刷し、誘電体層6上に下部電極に用いたAgペーストによりコ

ンデンサ上部電極7のパターンをスクリーン印刷で形成する。この基板をピーク温度900℃、10分キープで焼成を行いコンデンサを形成する。この時コンデンサ下部電極5、コンデンサ上部電極7のパターンは誘電体層6よりも小さくならないパターンにて形成し、膜厚は15μmとした。次に前記第1のセラミック基板1上のインダクタ電極2の形成した面にガラスペーストで接着ガラス層8のパターンをスクリーン印刷で形成し、500℃、30分で脱バインダを行った。そして接着ガラス層8を挟んで、第1のセラミック基板1、第2のセラミック基板4を張り合わせ、基板をピーク温度600℃、10分保持で焼成を行い、第1のセラミック基板1、第2のセラミック基板4を接着する。なお第2のセラミック基板4はコンデンサ形成面をガラス層側に向けている。焼成の終了した後、基板を個片に切断し、側面に外部電極(図示せず)を形成することで固体複合部品となり、第1、第2のセラミック基板1、4を用いることにより特性がよく、しかもこれらのセラミック基板1、4は熱膨張係数を合わせているため寸法精度がよく、かつ製造工程が短いものとなる。またインダクタ電極2の線幅に対する膜厚の比が0.3を越えて膜厚を厚くしたことで、インダクタの性能を良好なものとなる。また第2のセラミック基板4の誘電体層6を挟み込むコンデンサ導体を、少なくとも焼成後の膜厚を10μm以上とし、誘電体層6のパターンサイズよりも小さくならないサイズで形成し、ホウ珪酸鉛からなるガラスフリットを添加していることで、基板、ガラス層、電極自身の誘電体層6への影響を抑制出来ることとなる。また、前記第1のセラミック基板1と前記第2のセラミック基板4を接着するための接着ガラス層8は、接着前に脱バインダするため、ボイドが発生しづらい。以上のことより、信頼性が高い、固体複合部品の製造方法を提供できる。

【0047】(実施の形態2)以下に、本発明の電子部品の製造方法の一例の固体複合部品の製造方法について、図面を参照しながら説明する。

【0048】図2において固体複合部品の構造図を示すと、(a)にはフェライト基板の断面図を示す。(b)には個片にした時の渦巻状導体パターンであるインダクタ電極平面図を示す。(c)には個片にした時のフェライト層上のリング状電極平面図を示す。(d)にはフォルステライト基板の断面図を示す。(e)にはフェライト基板、フォルステライト基板を張り合わせた時の断面図を示す。(f)には分割した基板断面図を示す。まずフェライト基板11上にインダクタ電極12を形成し、その上にフェライト層13を形成し、その上にリング状電極14を形成する。フォルステライト基板15上にガラス層16、コンデンサ下部電極17、誘電体層18、コンデンサ上部電極19からなるコンデンサを形成し、フェライト基板11、フォルステライト基板15を接着ガラス層20を挟んで接着し、その後個片に切断してい

る。

【0049】以下に製造方法を説明する。フェライト基板11上に、凹版転写にて銀・パラジウムのペーストを使用してインダクタ電極12のパターンを形成し、パターン形成を行った基板をピーク温度850℃、10分保持で焼成を行い、インダクタ電極12を形成した。この時インダクタ電極12の線幅に対する膜厚の比は0.8とした。前記インダクタ電極12を形成した上にフェライトペーストを用いてフェライト層13のパターンをスクリーン印刷で形成し、950℃、3時間で焼成を行いフェライト層13を形成する。前記フェライト層13上に、銀・パラジウムのペーストを使用してスクリーン印刷でリング状電極14のパターンを形成し、パターン形成を行った基板をピーク温度850℃、10分保持で焼成を行い、リング状電極14を形成した。次に、前記フェライト基板11とほぼ同じ熱膨張係数を持つフォルステライト基板15上に、ホウ珪酸チタンからなるガラスペーストを用いてガラス層16のパターンをスクリーン印刷で形成を行い、ピーク温度900℃、10分キープで焼成を行いガラス層16を形成する。そしてガラス層16上にホウ珪酸アルミニウムからなるガラスフリットを添加した銀・パラジウムペーストでコンデンサ下部電極17のパターンをスクリーン印刷で形成し、コンデンサ下部電極17上に誘電体ペーストを使用して誘電体層18のパターンをスクリーン印刷で形成を行い、誘電体層18上に下部電極に用いた銀・パラジウムペーストによりコンデンサ上部電極19のパターンをスクリーン印刷で形成する。この基板をピーク温度850℃、10分キープで焼成を行いコンデンサを形成する。この時コンデンサ下部電極17、コンデンサ上部電極19のパターンは誘電体層18よりも小さくならないパターンにて形成し、膜厚は20μmとした。次にフェライト基板11上のインダクタ電極12の形成した面と、フォルステライト基板15のコンデンサを形成した面にガラスペーストで接着ガラス層20のパターンをスクリーン印刷で形成し、500℃、30分で脱バインダを行った。そして接着ガラス層20を挟んでフェライト基板11、フォルステライト基板15を張り合わせ、基板をピーク温度700℃、10分保持で焼成を行い、フェライト基板11、フォルステライト基板15を接着する。焼成の終了した後、基板を個片に切断し、側面に外部電極(図示せず)を形成することで固体複合部品となり、基板11、15は熱膨張係数を合わせているため寸法精度がよいものとなる。またインダクタ電極12の線幅に対する膜厚の比が0.3を越えて膜厚を厚くし、パターン間に非磁性材料を形成し、インダクタ電極12上にリング状電極14を形成したことで、1つの部品中にインダクタ電極14を複数個形成してもインダクタの性能を良好なものとする事が出来る。またコンデンサの下にホウ珪酸チタンからなるガラス層16を形成し、誘電体層18を挟



み込むコンデンサ導体を、膜厚を $10\text{ }\mu\text{m}$ 以上とし、誘電体層18のパターンサイズよりも小さくならないサイズで形成し、ホウ珪酸アルミニウムからなるガラスフリットを添加していることで、基板、ガラス層、電極自身の誘電体層18への影響を抑制出来ることとなる。また、前記フェライト基板11と前記フォスフェライト基板15を接着するためのガラス層16は、接着前に脱バインダするため、ボイドが発生しづらい。以上のことより、信頼性が高い、固体複合部品の製造方法を提供できる。

【0050】(実施の形態3)以下に、本発明の電子部品の製造方法の一例の固体複合部品の製造方法について、図面を参照しながら説明する。

【0051】図3において固体複合部品の構造図を示すと、(a)にはフェライト基板の断面図を示す。(b)には個片にした時の渦巻状導体パターンであるインダクタ電極平面図を示す。(c)には貫通孔を形成したフォスフェライト基板の平面図を示す。(d)にはフォスフェライト基板の断面図を示す。(e)にはフェライト基板、フォスフェライト基板を張り合わせた時の断面図を示す。(f)には分割した基板断面図を示す。まず、フェライト基板21上に非磁性ガラス層22とインダクタ電極23を形成し、これらの上にフェライト層24を形成する。フォスフェライト基板25に貫通孔26を形成した後、前記フォスフェライト基板25上にコンデンサ下部電極27、誘電体層28、コンデンサ上部電極29からなるコンデンサを形成し、フェライト基板21、フォスフェライト基板25を接着ガラス層30を挟んで接着し、個片に切断している。

【0052】以下に製造方法を説明する。フェライト基板21上に溝を形成、この溝にガラスペーストを用いて非磁性ガラス層22のパターンをスクリーン印刷で形成を行い、ピーク温度 $900^{\circ}\text{C}$ 、10分で焼成を行いガラス層22を形成する。そして凹版転写によって銀・パラジウムのペーストを使用してインダクタ電極23のパターンを形成し、パターン形成を行った基板をピーク温度 $850^{\circ}\text{C}$ 、10分保持で焼成を行い、インダクタ電極23を形成した。この時インダクタ電極23の線幅に対する膜厚の比は1.5とした。前記インダクタ電極23を形成した上にフェライトペーストを用いてフェライト層24のパターンをスクリーン印刷で形成し、 $950^{\circ}\text{C}$ 、3時間で焼成を行いフェライト層24を形成する。次に、前記フェライト基板21とほぼ同じ熱膨張係数を持つ、貫通孔26を形成したフォスフェライト基板25上に、ホウ珪酸カルシウムからなるガラスフリットを添加した銀・白金ペーストでコンデンサ下部電極27のパターンをスクリーン印刷で形成し、コンデンサ下部電極27上に誘電体ペーストを使用して誘電体層28のパターンをスクリーン印刷で形成し、誘電体層28上にコンデンサ下部電極27で用いた銀・白金ペーストによりコン

デンサ上部電極29のパターンをスクリーン印刷で形成する。この基板をピーク温度 $900^{\circ}\text{C}$ 、10分キープで焼成を行いコンデンサを形成する。この時コンデンサ下部電極27、コンデンサ上部電極29のパターンは誘電体層28よりも小さくならないパターンにて形成し、膜厚は $13\text{ }\mu\text{m}$ とした。次にフェライト基板21上のインダクタ電極23を形成した面と、フォスフェライト基板25のコンデンサを形成した面にガラスペーストで接着ガラス層30のパターンをスクリーン印刷で形成し、 $500^{\circ}\text{C}$ 、30分で脱バインダを行った。そして接着ガラス層30を挟んでフェライト基板21、フォスフェライト基板25を張り合わせ、基板をピーク温度 $680^{\circ}\text{C}$ 、10分保持で焼成を行い、フェライト基板1、フォスフェライト基板25を接着する。焼成の終了した後、基板を個片に切断し、側面に外部電極(図示せず)を形成することで固体複合部品となり、フェライト基板21とフォスフェライト基板25は熱膨張係数を合わせているため寸法精度がよいものとなる。またインダクタ電極23の線幅に対する膜厚の比が0.3を越えて膜厚を厚くし、パターン間の溝に非磁性材料であるガラス層を形成したことで、1つの部品中にインダクタ電極23を複数個形成してもインダクタの性能を良好なものとする事が出来る。また誘電体層28を挟み込むコンデンサ導体を、膜厚を $10\text{ }\mu\text{m}$ 以上とし、誘電体層28のパターンサイズよりも小さくならないサイズで形成し、ホウ珪酸カルシウムからなるガラスフリットを添加していることで、基板、ガラス層、電極自身の誘電体層28への影響を抑制出来ることとなる。また、前記フェライト基板21と前記フォスフェライト基板25を接着するための接着ガラス層30は、フォスフェライト基板25にあらかじめ貫通孔26を形成したことで、接着層の焼成時、発生するガスが貫通孔26へ抜けるため、細かいボイドも発生せず、より高い信頼性を得られるものとなる。以上のことより、信頼性が高い、固体複合部品の製造方法を提供できる。

【0053】(実施の形態4)以下に、本発明の電子部品の製造方法の一例の固体複合部品の製造方法について、図面を参照しながら説明する。

【0054】図4において固体複合部品の構造図を示すと、(a)にはフェライト基板の断面図を示す。(b)には個片にした時の渦巻状導体パターンであるインダクタ電極平面図を示す。(c)にはフォスフェライト基板の断面図を示す。(d)にはフェライト基板、フォスフェライト基板を張り合わせた時の断面図を示す。(e)には分割した基板断面図を示す。まず、フェライト基板31上にインダクタ電極32とリング状電極33、非磁性ガラス層34を形成し、これらの上にフェライト層35を形成する。フォスフェライト基板36上にガラス層37を形成し、前記ガラス層37上にコンデンサ下部電極38、誘電体層39、コンデンサ上部電極40からな

るコンデンサを形成し、フェライト基板31、フォスフェライト基板36を接着ガラス層41を挟んで接着し、個片に切断している。

【0055】以下に製造方法を説明する。フェライト基板31上に凹版転写によって銀のペーストを使用してインダクタ電極32とリング状電極33のパターンを形成し、パターン形成を行った基板をピーク温度900℃、10分保持で焼成を行い、インダクタ電極32とリング状電極33を形成した。この時インダクタ電極32の線幅に対する膜厚の比は1.5とした。また、前記リング状電極33はビアにより接続されている(図示せず)。前記電極を形成した基板上にガラスペーストを用いて非磁性ガラス層34のパターンをスクリーン印刷で形成を行い、ピーク温度900℃、10分で焼成を行いガラス層34を形成する。前記インダクタ電極32を形成した上にフェライトペーストを用いてフェライト層35のパターンをスクリーン印刷で形成し、970℃、3時間で焼成を行いフェライト層35を形成する。次に、前記フェライト基板31とほぼ同じ熱膨張係数を持つフォスフェライト基板36上に、ホウ珪酸ガラスのペーストを用いてガラス層37のパターンをスクリーン印刷で形成を行い、ピーク温度900℃、10分キープで焼成を行いガラス層37を形成する。そしてガラス層37上にホウ珪酸チタンからなるガラスフリットを添加した銀・白金ペーストでコンデンサ下部電極38のパターンをスクリーン印刷で形成し、コンデンサ下部電極38上に誘電体ペーストを使用して誘電体層39のパターンをスクリーン印刷で形成し、誘電体層39上にコンデンサ下部電極38で用いた銀・白金ペーストによりコンデンサ上部電極40のパターンをスクリーン印刷で形成する。この基板をピーク温度900℃、10分キープで焼成を行いコンデンサを形成する。この時コンデンサ下部電極38、コンデンサ上部電極40のパターンは誘電体層39よりも小さくならないパターンにて形成し、膜厚は13μmとした。次にフェライト基板31上のインダクタ電極32を形成した面と、フォスフェライト基板36のコンデンサを形成した面にガラスペーストで接着ガラス層41のパターンをスクリーン印刷で形成し、500℃、30分で脱バインダを行った。そして接着ガラス層41を挟んでフェライト基板31、フォスフェライト基板36を張り合わせ、基板をピーク温度730℃、10分保持で焼成を行い、フェライト基板31、フォスフェライト基板36を接着する。焼成の終了した後、基板を個片に切断し、側面に外部電極(図示せず)を形成することで固体複合部品となる。

【0056】なお、基板31、36は熱膨張係数を合わせているため寸法精度がよいものとなる。またインダクタ電極32の線幅に対する膜厚の比が0.3を越えて膜厚を厚くし、パターン間に非磁性材料であるガラス層を形成し、インダクタ電極32周辺にリング状電極33を

形成したことで、1つの部品中にインダクタ電極32を複数個形成してもインダクタの性能を良好なものとする事が出来る。またコンデンサの下にホウ珪酸ガラス層37を形成し、誘電体層39を挟み込むコンデンサ導体を、膜厚を10μm以上とし、誘電体層39のパターンサイズよりも小さくならないサイズで形成し、ホウ珪酸チタンからなるガラスフリットを添加していることで、基板、ガラス層、電極自身の誘電体層39への影響を抑制出来ることとなる。以上のことより、信頼性が高い、固体複合部品の製造方法を提供できる。

【0057】なお、以上の説明では4つの実施の形態の例で説明したが、その他熱膨張係数をほぼ同じくする電極配線を必要とするような配線基板においても同様に実施可能である。さらに、上記実施形態では、渦巻状導体パターンは単層のもので行っているが、複数層に形成しても同様の固体複合部品が得られるものである。また渦巻状導体パターンは、インダクタ電極として使用できる構成の配線電極パターンであるならば、同様に実施可能である。

【0058】また第1、第2のセラミック基板を接着層により接合した後に少なくとも一方を研削し基板厚みを薄くしても同様の固体複合部品が得られるものである。コンデンサ導体に使用するガラスフリットに4種類のもので説明しているが、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか、もしくは混合物、もしくは化合物からなるガラスフリットであるならば同様の効果が得られるものである。またコンデンサの下に形成するガラス層は2種類のもので説明しているが、ホウ珪酸、ホウ珪酸鉛、ホウ珪酸カルシウム、ホウ珪酸アルミニウム、ホウ珪酸チタンのいずれか、もしくは混合物、もしくは化合物からなるガラスフリットであるならば同様の効果が得られるものである。

【0059】

【発明の効果】以上のように本発明によれば、インダクタ層およびコンデンサ層はセラミック基板上に形成するので、特性向上を図ることができる。

【0060】さらに、第1のセラミック基板および第2のセラミック基板は、未焼成のセラミック基板である第1の未焼成セラミック基板および第2の未焼成セラミック基板を焼成して形成しているので、張合体を焼成して焼成体を形成する際に、第1のセラミック基板および第2のセラミック基板が、全体的に熱収縮することがない。これにより、第1、第2のセラミック基板上に形成したインダクタ層およびコンデンサ層が、第1、第2のセラミック基板の収縮に合わせて、収縮してしまうことがなく、寸法精度を向上させることができるとともに、後工程等において、寸法を調整する必要もなく、製造工程を簡略化することもできる。

【0061】この結果、特性向上および寸法精度の向上

を図った固体複合部品の製造方法を提供することができるものである。

【図面の簡単な説明】

【図1】(a)は本発明の一実施の形態の固体複合部品の製造方法における第1のセラミック基板の構造を示す断面図

(b)は同第1のセラミック基板上の個片にした時のインダクタ電極パターンの平面図

(c)は同第2のセラミック基板の構造を示す断面図

(d)は同第1のセラミック基板と第2のセラミック基板を接着層を介して一体化したときの断面図

(e)は同固体複合部品を切断した時の断面図

【図2】(a)は本発明の他の実施の形態の固体複合部品の製造方法におけるフェライト基板の構造を示す断面図

(b)は同フェライト基板上の個片にした時のインダクタ電極パターンの平面図

(c)は同フェライト基板のフェライト層状のリング状電極パターンの平面図

(d)は同フォスフェライト基板の構造を示す断面図

(e)は同フェライト基板とフォスフェライト基板を接着層を介して一体化したときの断面図

(f)は同固体複合部品を切断した時の断面図

【図3】(a)は本発明のさらに他の実施の形態の固体複合部品の製造方法におけるフェライト基板の構造を示す断面図

(b)は同フェライト基板上の個片にした時のインダクタ電極パターンの平面図

(c)は同貫通孔を形成したフォスフェライト基板の平面図

(d)は同フォスフェライト基板の構造を示す断面図

(e)は同フェライト基板とフォスフェライト基板を接着層を介して一体化したときの断面図

(f)は同固体複合部品を切断した時の断面図

【図4】(a)は本発明の一実施の形態の固体複合部品の製造方法におけるフェライト基板の構造を示す断面図

(b)は同フェライト基板上の個片にした時のインダクタ電極パターンの平面図

(c)は同フォスフェライト基板の構造を示す断面図

(d)は同フェライト基板とフォスフェライト基板を接着層を介して一体化したときの断面図

(e)は同固体複合部品を切断した時の断面図

【符号の説明】

1 第1のセラミック基板

2 インダクタ電極

3 フェライト層

4 第2のセラミック基板

5 コンデンサ下部電極

6 誘電体層

7 コンデンサ上部電極

8 接着ガラス層

11 フェライト基板

12 インダクタ電極

13 フェライト層

14 リング状電極

15 フォスフェライト基板

16 ガラス層

17 コンデンサ下部電極

18 誘電体層

19 コンデンサ上部電極

20 接着ガラス層

21 フェライト基板

22 非磁性ガラス層

23 インダクタ電極

24 フェライト層

25 フォスフェライト基板

26 貫通孔

27 コンデンサ下部電極

28 誘電体層

29 コンデンサ上部電極

30 接着ガラス層

31 フェライト基板

32 インダクタ電極

33 リング状電極

34 非磁性ガラス層

35 フェライト層

36 フォスフェライト基板

37 ガラス層

38 コンデンサ下部電極

39 誘電体層


40 コンデンサ上部電極

41 接着ガラス層




【図1】

- 1 第1のセラミック基板    5 コンデンサ下部電極  
 2 インダクタ電極    6 誘電体層  
 3 フェライト層    7 コンデンサ上部電極  
 4 第2のセラミック基板    8 接着ガラス層




【図2】


- 11 フェライト基板    16 ガラス層  
 12 インダクタ電極    17 コンデンサ下部電極  
 13 フェライト層    18 誘電体層  
 14 リンケ状電極    19 コンデンサ上部電極  
 15 フォルステライト基板    20 接着ガラス層



【図3】



【図4】



フロントページの続き

(72)発明者 葉山 雅昭

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

(72)発明者 橋本 晃

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

(72)発明者 三浦 和裕

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

(72)発明者 山田 輝光

大阪府門真市大字門真1006番地 松下電器  
産業株式会社内

Fターム(参考) 5E062 DD01 DD04

5E070 AA05 AB02 BA11 CA16 CB03

CB08 CB12 CB13 CB17 CC01

DA15 EA01 EB01 EB03

5E082 AB03 BC40 DD08 DD09 EE04

EE23 EE35 FG04 FG46 FG54

GG10 GG11 GG28 HH26 HH43

JJ03 JJ12 JJ15 JJ23 KK01

LL01 LL02 LL03 LL35 MM24

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**